530RC369M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RC369M000DGR

530RC369M000DGR: DescriptionLVPECL Output Clock Oscillator, 369MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RC369M000DGR Overview

LVPECL Output Clock Oscillator, 369MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC369M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	369 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Deep well submersible pump evacuation automatic control circuit_1

Grid frequency square wave generator circuit diagram

MAX4166-4167 low-power, high-output driver integrated operational amplifier

IX0247CE series internal circuit diagram

Multipurpose constant current charger

5V regulated power supply circuit using voltage doubler rectification

How to measure the speed of DC motor in protues simulation: [b]If there is no good method, use the encoder motor motor-encoder. I use a 52 single-chip microcomputer and an l298 motor driver. Now I am measuring the speed and using a 1602 display. I don't know h...; wzd8200835 51mcu

Automotive electric motors put to the test: After taking off, an airplane can fly for hours under almost the same environmental conditions, while a car will be continuously affected by various possible interference factors during the entire dri...; frozenviolet Automotive Electronics

Can someone help me, it's been a day and no one has been able to solve it: My keil compilation environment is normal, but after I start debug session, the debug window is covered by the output window. The output window is full screen, but I can't shrink it. I can't find the ...; qincai0066 MCU

TI releases Boot Strap Loader for MSP430: People want to download code to MSP430 through BSL, but now they no longer need to use CCS or IAR.TI has released the Boot Strap Loader for MSP430, and everyone can download the code through their own...; wstt Microcontroller MCU

[National Technology N32WB452 Review] + Bluetooth Special Test (Failed): Bluetooth special experiment (failed, summarize the experience, and then conduct Bluetooth technology research)OverviewAccording to the user data sheet, the n32wb452 chip is a BLE5.0 microcontroller. ...; 小火苗 RF/Wirelessly

FIFO internal action execution timing problem: When a read/write request comes, how are the read/write empty/full flags, read/write usedw, and read/write data in the FIFO executed in which order? Which comes first and which comes later? Which is s...; HAORUIMIN FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components