531DC1311M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531DC1311M00DGR

531DC1311M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1311MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DC1311M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1311MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC1311M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1311 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Desktop plastic sealing machine control circuit

Electronic rocking horse circuit

Two-way energy reducing circuit

TDA8170-72 power amplifier circuit

UPCI473H/HA (VCR and TV) infrared remote control receiving preamplifier circuit

Micropower operational amplifier circuit

/If you want to learn MCU well, read ``maybe it will be helpful to you: Let's start with the preparations. 1. It is recommended to open the IE browser, enter [url]www.baidu.com[/url], enter the microcontroller, and take a look. Even if the first one you see is a seller of...; zhaozilong MCU

A question about where to add the evc function to set the form size?: I just started using evc, and I have a question: Why does the setwindowpos function not work when it is placed in the oncreate function in evc, but works when it is placed in the oninit function? I wr...; yf19860114 Embedded System

Thanks to qwerghf for donating a large number of development boards!: [size=4][color=#000000]Thanks to the netizen [/color][color=#ff0000][b]@qwerghf[/b][/color][color=#000000] for donating 26 development boards to the EEWORLD forum's development board mobile station at...; 高进 Talking

You ask me and I answer - Help: Problems encountered when using SoCFPGA examples.: 例子：Altera-SoCFPGA-HardwareLib-GNUALT_STATUS_CODE test_config_full(void) {// Verify the MSELs are appropriate for the type of image we're using.ALT_FPGA_CFG_MODE_t mode = alt_fpga_cfg_mode_get();switch...; tofuhunter FPGA/CPLD

Wireless Sensor Networks Explained: With the development of sensor technology, embedded technology, distributed information processing technology and wireless communication technology, wireless sensor networks (WSNs) composed of a large...; 成都亿佰特 RF/Wirelessly

[Questions and Answers on Device Purchase, Lucky List] List of 3 lucky winners!: [E-questions and answers on device purchase, lucky grab] 3 - What should I do if the purchased components are not in the same package as the PCB? https://bbs.eeworld.com.cn/thread-219046-1-1.htmlWinne...; soso Buy&Sell

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components