EEWORLDEEWORLDEEWORLD

Part Number

Search

530KC1258M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1258MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530KC1258M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1258MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC1258M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1258 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
CMOS circuit design issues under normal operating current
The problem encountered this time is that due to the limited power output capacity of LDO, in order to ensure reliability, some protection circuits must be directly connected to the power supply. It s...
火辣西米秀 Analogue and Mixed Signal
Laptop battery special material
[img]http://forum.esm-cn.com/images/attachments/201001/73459_1114.jpg[/img] FDS6690A FAIRCHILD 09+ 100K AO4468 AOS 09+ 300K APM4435A ANPEC 09+ 200K APM4307K ANPEC 09+ 150K APM9435K ANPEC 09+ 300K APM7...
hwdwgwydz MCU
Circuit board bookshelf-it turns out that circuits can be so simple
Circuit board bookshelf, simple and beautiful. It turns out that the complicated circuit diagram can be so simple and beautiful. It not only reflects the profession, but also shows the taste. Do you w...
ZYXWVU DIY/Open Source Hardware
Design of a high-order digital phase-locked loop based on FPGA
After the above code is compiled and simulated on Quartus II, its waveform is shown in Figure 2. [align=center][img=443,181]http://www.21ic.com/d/file/200903/33fdc2496fe0a2cd4278e948d76d6c86.jpg[/img]...
eeleader FPGA/CPLD
Doing these five things can make MCU low power consumption
Low power consumption is a very important indicator of MCU. For example, some wearable devices have limited power. If the power consumed by the entire circuit is very large, the battery will often be ...
菲利盟电子 MCU
TMS320F28335 project development record 10_28335 SCI module
[b][size=24px]SCI module of 28335[/size][/b][b][b][size=24px]1. Introduction[/size][/b][/b][p=26, null, left][color=#362e2b][font=Arial] There are three SCI modules inside TMS320F28335, SCIA, SCIB, an...
风雨也无晴 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1933  2645  427  477  272  39  54  9  10  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号