EEWORLDEEWORLDEEWORLD

Part Number

Search

530DA974M000DG

Description
CMOS/TTL Output Clock Oscillator, 974MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530DA974M000DG Overview

CMOS/TTL Output Clock Oscillator, 974MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DA974M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency974 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Why can’t the following program achieve 1M clock flashing? 12M oscillator
#define uchar unsigned char #define uint unsigned int #include //#includestatic uint n; Delate1ms(uint count) { TMOD = 0x02; TR0 = 1; EA = 1; ET0 = 1; TH0 = 0xFC; TL0 = 0x18; n = count; while(n); retu...
yzb19860411 Embedded System
Download address of GraphEdit under WinCE: http://mcodec.cnblogs.com
There is a very powerful graphedit tool for multimedia development using DShow on Windows. The Wince version can be downloaded from http://mcodec.cnblogs.com, and Wince users are happy....
xianghonghe Embedded System
BGA Operation
BGA package, how to get the pad line out of the middle, the line is too thin, the via is too small, what to do? How to operate, should I change the chip or......
明法王 PCB Design
Restrictions on subject (attachment) charges
Level theme (attachment) can receive up to 100 core coins (pieces) Cosmic dust 0 A grain of gold sand 5 Pure silicon 10 Colorful wafer 15 Bare die 20 Supreme chip 30...
soso Suggestions & Announcements
【ESP32-Korvo Review】+ 03 Implementing TTS
The topic is well written, but TTS has not been implemented yet. I have been holding it in for several days, which is a bit embarrassing, so I posted it to share with you. It can also be regarded as a...
yangjiaxu Domestic Chip Exchange
RAW-OS transplantation experience on k60
Let me introduce myself first: I am a programmer who just graduated. Porting background: I have been using the RTOS system that others have ported before. I decided to port it for better use. MCU: K60...
llb8530 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2148  332  1851  1907  2346  44  7  38  39  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号