530AC1129M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AC1129M00DGR

530AC1129M00DGR: DescriptionLVPECL Output Clock Oscillator, 1129MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AC1129M00DGR Overview

LVPECL Output Clock Oscillator, 1129MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC1129M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1129 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

White LED circuit diagram composed of 3 NiMH batteries

Wiring d when leakage protector supplies power to single-phase load in TN system

Light ophthalmic light switch circuit (1)

Color display switching power supply circuit diagram using STK7308

Pulse width modulated automatic inverter power supply

Sine wave frequency multiplier circuit diagram

2012 TI Microcontroller Workshop: There are two more 2012 TI Microcontroller Workshops this month, one on June 21st and the other on June 28th. Especially on the 28th, many places across the country are holding workshops simultaneousl...; wstt Microcontroller MCU

lm3s9b96 lwip transfer structure!!!: For example, the structure definition is as follows: typedef struct aa{char a1[4];char a2;double a4;int a3;}AA;//#pragma pack()AA aaa;strncpy(aaa.a1,"we",2);aaa.a2='d';aaa.a3=5;aaa.a4=12.2;char buff[3...; eysdst Microcontroller MCU

spi reads and writes sd card in dma mode: Please tell me, /********************************************** ****************************** Desripton :read block in dma mode Fuctionname :ReadBlockInDMA() Input :None Return :None ** *************...; liwei5613 stm32/stm8

Zigbee node cannot access the network?: [i=s]This post was last edited by L_954863658 on 2020-3-16 13:52[/i]There are two zigbee modules, one for burning the coordinator program and the other for burning the node program. The node is always...; L_954863658 RF/Wirelessly

I am a junior student who wants to learn microcontrollers, but I have some questions.: Hello seniors, I want to learn single-chip microcomputer from our teacher after the end of the semester, but the price is 1300, plus the experimental version is 1600, which seems expensive. So I want ...; zxpla MCU

I'm begging for a master's microcontroller applet: [b][font=宋体][size=12pt]Serial communication fault diagnosis ideas: [/size][/font][/b][font=宋体][size=12pt] The computer, as the upper computer, regularly "calls the name" of the single-chip microcomput...; hongyy3 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components