531EB437M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EB437M000DGR

531EB437M000DGR: DescriptionLVPECL Output Clock Oscillator, 437MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB437M000DGR Overview

LVPECL Output Clock Oscillator, 437MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB437M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	437 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Power limit and power saving circuit

tps7a3001 schematic diagram

Improvement of iron gates for entrance and exit of lift passage

Yinde GX-60A high temperature electronic disinfection cabinet circuit diagram

Long time delay circuit diagram

555 output voltage adjustable DC/DC voltage doubler power supply circuit

About LM2611: I am planning to use the LM2611 chip recently, but some things are not specified in its data sheet, such as the calculation formula for the output voltage and the voltage drop. Does anyone know?...; kuo751676292 Analogue and Mixed Signal

Is there a bug in the FPGA FIFO IP core?: Hello everyone, I have a problem. I use four memories to connect four cameras, and then access sdram through fifo, and then transfer to the host computer via USB. The USB is OK. The problem now is tha...; guolonghui FPGA/CPLD

Difficult STM32 Problems: Want the STM32 timer to generate four PWM waves with different frequencies and duty cycles Use output compare mode? Can any expert give me a tip? I have some idea but I don't know how to start writing...; TopMars stm32/stm8

How is this development board?: I just started learning C and now want to learn microcontrollers. . . A friend recommended me this link http://item.taobao.com/item.htm?id=10395271359 from Taobao. He said he used this board and it so...; wt418995874 51mcu

How does this circuit convert voltage?: If the input voltage is 14V DC, what is the output? How to convert, please provide detailed process I have revised it again, please help me.[[i]This post was last edited by leif_qian on 2010-11-9 19:3...; leif_qian Power technology

M4 core mixed signal processor: ADSP-CM408F: The ADSP-CM408F mixed signal processor integrates two high-precision 16-bit ADCs, a 240MHz clock, 384KB SRAM, and a 2M-byte ARM[/size][/font][/color][color=#000][font=Arial, Helvetica, sans-serif][siz...; dontium ADI Reference Circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components