530AB701M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB701M000DGR

530AB701M000DGR: DescriptionLVPECL Output Clock Oscillator, 701MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB701M000DGR Overview

LVPECL Output Clock Oscillator, 701MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB701M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	701 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DC operated circuit breaker tripping and closing circuit

LT1111 voltage flip mode circuit diagram

Boost circuit diagram composed of ICL7660 and S80250

STR5412 power supply

Y-△ starting circuit using Y-off and △-interval delay

Typical self-biasing power amplifier stage circuit of electron tube

Are there any 6-channel analog switches that you would recommend?: [i=s]This post was last edited by Tiantian1 on 2021-9-26 16:39[/i]I need to measure 5-channel signals. A 5-channel one is best, but I don't think it's available. I found a 6-channel one, but it's out ...; 天天1 Analog electronics

Must-read books for electronic engineers - How many of these books have you read?: [size=5]Must-read books for electronic engineers - how many of these books have you read? [url=https://download.eeworld.com.cn/detail/tiankai001/283416]https://download.eeworld.com.cn/detail/tiankai00...; tiankai001 Download Centre

What is the main function of Cfwd added to the feedback end of DCDC?: Today, when I was reading a datasheet of DCDC BUCK, I saw a Cfwd between the feedback terminal and Vout. I wonder what it is used for? Is this common?...; tonytong Power technology

mini risc mcu source code: The source code comes from this post in the risc-v Chinese community . This mini risc MCU learning source code has two corresponding files, one is the chisel source code file, and the other is the cor...; whoisliang Embedded System

SIGMATEL's D-MAJOR MP3 Flash Driver Application Note: SigmaTel's D-Major audio decoder solution is ideal for flash drives that need to add audio and/or voice recording capabilities, giving the flash drive more functionality without significantly changing...; lorant Analog electronics

Verification of the function of while(1) loop in the main program of single chip microcomputer: [size=4][color=blue]Cause: [/color][/size]Recently, I was learning proteus. When I first wrote the source program file of the simulation example, I didn't add the infinite loop (or dead loop) of while...; tiankai001 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components