530NB134M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NB134M000DGR

530NB134M000DGR: DescriptionLVDS Output Clock Oscillator, 134MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB134M000DGR Overview

LVDS Output Clock Oscillator, 134MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB134M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	134 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Motorcycle anti-theft alarm circuit-b

Warehouse building cage electrical control circuit

Linearized bridge temperature measurement circuit

Digitally controlled gain amplifier circuit

Computer motherboard circuit diagram 815 2_33

Why is the data so different when simulating SHT75 with PROTENS V7.8SP2?: ...; mon51 Microchip MCU

[Part-time cooperation] Sincerely recruit patent engineers to write invention technology briefing documents for long-term cooperation: Our company is sincerely recruiting part-time patent engineers in the fields of electromechanical, electronics, and automation. Experience in writing technical briefing documents for invention patents...; colorick Recruitment

stm32 usart cannot send data, use query method: The company's board is, 485 communication, using stm32f103re, USART1 communication, 485 uses port GPIOA PIN11, USART_RX corresponds to GPIOA PIN10, USART_TX corresponds to GPIOA PIN9I don't know why, ...; paperhappy stm32/stm8

What is the principle of constant current source composed of operational amplifier and MOS?: As shown in Figure 1, the constant current source composed of an op amp and a MOS tube, adjusting the resistance of resistor R4, changes the voltage value of pin 3 of op amp U1A (not greater than 2V),...; 平漂流 Analog electronics

Understanding MIMO Antennas: Part 2: With MIMO, systems use multiple transmit and multiple receive antennas. Looking at various MIMO techniques (specifically the receive techniques) that use different approaches to antenna and signal opt...; tmily RF/Wirelessly

STM8S+ULN2003+5VDC 4-phase 5-wire motor only shakes but does not rotate: Program such as: INT8U F_Rotation[4]={0x02,0x04,0x08,0x10};//Forward table GPIO_Init( GPIOB, GPIO_PIN_4|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_MODE_OUT_PP_HIGH_SLOW ); //PB's 1234 is connected to UNL2...; geyang1111 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components