530NB663M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NB663M000DGR

530NB663M000DGR: DescriptionLVDS Output Clock Oscillator, 663MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB663M000DGR Overview

LVDS Output Clock Oscillator, 663MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB663M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	663 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Pulse boost circuitb

Stabilized power supply circuit with automatic switching and uninterrupted voltage 01

Touch-sensitive music notifier circuit

Detonator ignition circuit 2

Peacock opening circuit

Single-ended forward converter circuit with RC and diode clamp circuit

[SAMR21 New Gameplay] 24. Usage of I2C: [i=s]This post was last edited by dcexpert on 2019-10-14 09:14[/i]In CircuitPython, I2C, SPI, UART and other functions are provided by the busio module, so you need to import busio before you can use ...; dcexpert MicroPython Open Source section

Compilation warning issues: I wrote a program for CPLD to drive HT1621 and defined a function. But there is a warning when compiling. Warning (10241): Verilog HDL Function Declaration warning at ht1621.v(530): function "HT1621_C...; chenbingjy FPGA/CPLD

How to calculate the day of the week knowing the year, month and day: Recently I saw this calculation method #include in a post about C languageint dayofweek(int y, int m, int d) { static int t[]={0,3,2,5,0,3,5,1,4,6,2,4}; y -= m 3; return (y + y/4 - y/100 + y/400 + t[m...; hefeifei1990 Microcontroller MCU

I am engaged in Windows Mobile development, and now accept Windows Mobile and CE embedded development projects. If you are interested, please send an email to vc_topz@163.com: I am engaged in Windows Mobile development, and now accept Windows Mobile and CE embedded development projects. If you are interested, please send an email to vc_topz@163.com...; fxmxh Embedded System

AD17 There is a problem with copper laying on a four-layer board: Dear teachers,I drew a four-layer board and laid copper, and the following two problems occurred. Can you give me a solution? 1 For the same GND network, some boxes have no copper, while others can in...; dmyhq PCB Design

About the underlying implementation of SetLocalTime & GetLocalTime: When adjusting the system time through SetLocalTime&GetLocalTime, how is it implemented at the bottom layer? Is it calling OEMSetRealTime and OEMGetRealTime? ? However, I added the corresponding debug...; jinsheng7533967 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components