530AB759M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB759M000DGR

530AB759M000DGR: DescriptionLVPECL Output Clock Oscillator, 759MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB759M000DGR Overview

LVPECL Output Clock Oscillator, 759MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB759M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	759 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Variable gain amplifier circuit diagram

Rice cooker circuit diagram 13_Aide

Rice cooker circuit drawing 11_Ganz

Fully built-in single-chip bilingual reporting dedicated chip circuit

Seven times voltage rectifier circuit (1)

Application skills/Using VB to realize communication between PC and multiple microcontrollers: The serial communication control of VB can be used to realize the communication between PC and multiple single-chip microcomputers under Windows 98. The use of timer control greatly speeds up the auto...; rain MCU

Linux2.6 boot pass command line analysis: The kernel can pass a string command line when it starts to control the kernel startup process, for example: "console=ttyS2,115200 mem=64M@0xA0000000" Here it is specified that the console is serial p...; 绿茶 Linux and Android

【Low power consumption】Algorithm design of NMEA decoding and correction based on FPGA: Aiming at the shortcomings of the current global positioning system (GPS) in the decoding of NMEA-0183 code and the correction circuit of its timing system, which is complex and difficult to improve t...; hangsky FPGA/CPLD

wince6.0 compilation problem, please help: 我今天加了几个组件，编译就出现下面问题。请问这个应该怎么解决？[color=#3366FF]Error: Unresolved external: FPCRT Error: Can't find import 2029 in coredll.dll Error: Fatal import error in filesys.dll Error: Unresolved external: FPCRT ...; willgsh Embedded System

Msp430f149 external interrupt problem: In the final analysis, the external interrupt of msp430 only needs two parts of configuration: 1. Pin configuration 2. Interrupt function configuration 1. Pin configuration (taking pin P2.1 as an exam...; Aguilera Microcontroller MCU

Research on multi-sensor and road network data for car navigation: The GPS receiver, wheel counter and electronic compass sensor data in the vehicle navigation system and the road network data provided by the navigation electronic map are processed comprehensively, a...; frozenviolet Automotive Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components