EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA1130M00DGR

Description
LVPECL Output Clock Oscillator, 1130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AA1130M00DGR Overview

LVPECL Output Clock Oscillator, 1130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1130M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1130 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
H.264 official Chinese version
I have no money, so I sell some things....
xingjinpeng Linux and Android
Looking for a topic for the university student science and technology innovation competition
I am going to participate in the university student science and technology innovation competition recently. Since it is my first time to participate, can you give me some suggestions, help me with som...
我心亦然 MCU
Xunwei iTOP4418 development board Qt system ported 4G-EC20
By configuring the Linux kernel driver, porting the PPP dial-up tool in the file system, porting EC20 to the Qt system and the minimum Linux system, the software packages and documents required for th...
遥寄山川 ARM Technology
[Keil.uVision.v3.0 original CD].Keil.-.Uvision.v3.0.iso
[font=黑体][size=2][b]Download address: [/b][/size][/font][url=http://lib.verycd.com/2007/04/02/0000145331.html][font=黑体][size=2][b]http://lib.verycd.com/2007/04/02/0000145331.html[/b][/size][/font][/ur...
呱呱 MCU
NXP IoT Module Review
[size=4]Thanks to the beautiful students of EEWORLD again for giving me the opportunity to participate in this evaluation of NXP IoT module. This NXP LPC54018 IoT Module provided by NXP is called NXP ...
freebsder NXP MCU
Why does the Rds(on) of a MOS tube become smaller when its Vgs is larger?
[font=楷体_GB2312][size=3]Why does the Rds(on) of a MOS tube decrease when the Vgs is large? Please give me some advice. Thanks. Vgs is the voltage drop between the gate and the source, and Rds(on) is t...
lixiaohai8211 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1640  1683  782  1757  2433  34  16  36  49  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号