EEWORLDEEWORLDEEWORLD

Part Number

Search

531KA549M000DG

Description
CMOS/TTL Output Clock Oscillator, 549MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531KA549M000DG Overview

CMOS/TTL Output Clock Oscillator, 549MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KA549M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency549 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
2015 Latest Collection of Anonymous Quadcopter and Flight Control Classic Code Sharing
[i=s]This post was last edited by apple-lmh on 2015-8-15 10:40[/i] [align=center][b][size=5][color=#ff0000]2015 Latest Collection of Anonymous Quadcopter Host Computer and Flight Control Classic Code ...
apple-lmh Electronics Design Contest
How can I add a key level trigger (CPM) to the code below to start the clock counting?
//Generate seconds countmodule miaojishi(clks,clr,cpm,s_high,s_low,cm); input clks; input clr; input cpm; output s_high; output s_low; output cm; reg[3:0] s_high; reg[3:0] s_low; reg[3:0] cm; always@(...
XXXXTTTT FPGA/CPLD
[Reality Show Version] How transistors work--EEWORLD University
Reality show version of how transistors work : https://training.eeworld.com.cn/course/2175 A transistor has three poles; the three poles of a bipolar transistor are composed of N-type and P-type emitt...
chenyy Analog electronics
Problems with gmake when using ccsv5
ccsv5 imports a ccs3 project file, and when building the project“C:\ti\ccsv5\utils\bin\gmake -k all lib/subdir_vars.mk:11: *** missing separator. Stop.”I thought it was a space problem in the subdir_v...
xiaoshi90 DSP and ARM Processors
How to measure the power consumption of a microcontroller?
Low power consumption product design. Currently, the current meter is connected in series for segmented measurement. Long-term 2uA. Short-term 4.5mA. Instantaneous 20mA. Is there any good way to use a...
movenight Microcontroller MCU
Let's talk about SPI timing issues
During the past two days, I have been investigating the bottleneck of the project and found that the SPI speed is not the expected 12MHz. This is a great lesson for me. [size=5]Phenomenon[/size] From ...
lzwml Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1363  2102  1696  745  1141  28  43  35  15  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号