531KC450M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531KC450M000DG

531KC450M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 450MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KC450M000DG Overview

CMOS/TTL Output Clock Oscillator, 450MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KC450M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	450 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Phone in use indicator light circuit

AN7168 power amplifier circuit diagram

DY-1 type electrophoresis instrument circuit

Proportional switch remote control receiving circuit

Four-stage telecommunications filter circuit with frequency 1KHZ

Computer motherboard circuit diagram 820 2_41

What is the relationship between TAPI and TSPI in CE6.0? Is there a one-to-one correspondence? How does TAPI call TSPI? How is TSPI executed?: What is the relationship between TAPI and TSPI in CE6.0? Is there a one-to-one correspondence? How does TAPI call TSPI? How is TSPI executed?...; hozamon Embedded System

Do I need to add a pull-down resistor to the GPIO of STM32?: In the past, I mainly used 51 and lpc microcontrollers. This is my first time designing a STM32 microcontroller circuit. Based on previous experience, I designed it to absorb current. But after the PC...; bigbat stm32/stm8

How to set up APN in Windows?: I bought a mobile data card with a bound IP (10.14.170.108) and an APN network named dyshl.sd. I use a saro 3100 gprs modem. How can I set it up in windows 2003 so that I can use this fixed IP to acce...; stingxing Embedded System

P89LPC912 MCU Data Sheet: P89LPC912 is a microcontroller packaged in a single-chip package, suitable for many occasions requiring high integration and low cost. It can meet many performance requirements. P89LPC912 uses a high-...; rain MCU

5G has been commercially available for more than a year. Have you felt it?: It feels like the battle for 5G is still just around the corner, but before I knew it, I realized that 5G has been commercially available for more than a year.Netizens, have you felt the benefits of 5...; okhxyyo RF/Wirelessly

How to set the input buffer of MScomm?: I am writing something that uses the MSComm control of VC++6.0 for communication. I found that the size of the received data is different when the size is set. For example: In the case of self-transmi...; huhongfeng Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components