EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70T3339S133BFI

Description
Dual-Port SRAM, 512KX18, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208
Categorystorage    storage   
File Size472KB,28 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT70T3339S133BFI Overview

Dual-Port SRAM, 512KX18, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208

IDT70T3339S133BFI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instructionTFBGA, BGA208,17X17,32
Contacts208
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Maximum access time15 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeS-PBGA-B208
JESD-609 codee0
length15 mm
memory density9437184 bit
Memory IC TypeDUAL-PORT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals208
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512KX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA208,17X17,32
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply2.5,2.5/3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.02 A
Minimum standby current2.4 V
Maximum slew rate0.45 mA
Maximum supply voltage (Vsup)2.6 V
Minimum supply voltage (Vsup)2.4 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature20
width15 mm
Base Number Matches1
HIGH-SPEED 2.5V
PRELIMINARY
512/256/128K X 18
IDT70T3339/19/99S
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Features:
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed data access
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz)(max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Interrupt and Collision Detection Flags
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
Dual Cycle Deselect (DCD) for Pipelined Output Mode
2.5V (±100mV) power supply for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
Available in a 256-pin Ball Grid Array (BGA), a 144-pin Thin
Quad Flatpack (TQFP) and 208-pin fine pitch Ball Grid Array
(fpBGA)
Supports JTAG features compliant with IEEE 1149.1
Due to limited pin count JTAG, Collision Detection and
Interrupt are not supported on the 144-pin TQFP package
Functional Block Diagram
UB
L
LB
L
UB
R
LB
R
FT/PIPE
L
1/0
0a 1a
a
0b 1b
b
1b 0b
b
1a 0a
a
1/0
FT
/PIPE
R
R/W
L
CE
0L
CE
1L
1
0
1/0
B B
WW
0 1
L L
B B
WW
1 0
R R
1
0
1/0
R/
W
R
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
1b 0b 1a 0a
FT/PIPE
L
0/1
0a 1a 0b
1b
,
0/1
FT
/PIPE
R
ab
512/256/128K x 18
MEMORY
ARRAY
ba
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
CLK
L
A
18L(1)
A
0L
REPEAT
L
ADS
L
CNTEN
L
A
18R(1)
CLK
R
,
Counter/
Address
Reg.
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
REPEAT
R
ADS
R
CNTEN
R
TDI
TCK
TMS
TRST
CE
0 L
CE1L
R/
W
L
INTERRUPT
COLLISION
DETECTION
LOGIC
CE
0 R
CE1 R
R/
W
R
JTAG
TDO
COL
L
INT
L
COL
R
INT
R
ZZ
L
(2)
ZZ
CONTROL
LOGIC
ZZ
R
(2)
5652 drw 01
NOTES:
1. Address A
18
is a NC for the IDT70T3319. Also, Addresses A
18
and A
17
are NC's for the IDT70T3399.
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and
OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
NOVEMBER 2003
DSC-5652/3
1
©2003 Integrated Device Technology, Inc.

IDT70T3339S133BFI Related Products

IDT70T3339S133BFI IDT70T3399S166DDI IDT70T3319S166DDI IDT70T3339S166BCI IDT70T3399S166BCI IDT70T3339S133DDI IDT70T3319S166BCI IDT70T3339S133DD IDT70T3339S166DD
Description Dual-Port SRAM, 512KX18, 15ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208 Dual-Port SRAM, 128KX18, 12ns, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 Dual-Port SRAM, 256KX18, 12ns, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 Dual-Port SRAM, 512KX18, 12ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-256 Dual-Port SRAM, 128KX18, 12ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-256 Dual-Port SRAM, 512KX18, 15ns, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 Dual-Port SRAM, 256KX18, 12ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-256 Dual-Port SRAM, 512KX18, 15ns, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 Dual-Port SRAM, 512KX18, 12ns, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code BGA QFP QFP BGA BGA QFP BGA QFP QFP
package instruction TFBGA, BGA208,17X17,32 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 LBGA, BGA256,16X16,40 LBGA, BGA256,16X16,40 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 LBGA, BGA256,16X16,40 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
Contacts 208 144 144 256 256 144 256 144 144
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 15 ns 12 ns 12 ns 12 ns 12 ns 15 ns 12 ns 15 ns 12 ns
Other features FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK) 133 MHz 166 MHz 166 MHz 166 MHz 166 MHz 133 MHz 166 MHz 133 MHz 166 MHz
I/O type COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code S-PBGA-B208 S-PQFP-G144 S-PQFP-G144 S-PBGA-B256 S-PBGA-B256 S-PQFP-G144 S-PBGA-B256 S-PQFP-G144 S-PQFP-G144
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 e0
length 15 mm 20 mm 20 mm 17 mm 17 mm 20 mm 17 mm 20 mm 20 mm
memory density 9437184 bit 2359296 bit 4718592 bit 9437184 bit 2359296 bit 9437184 bit 4718592 bit 9437184 bit 9437184 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
memory width 18 18 18 18 18 18 18 18 18
Humidity sensitivity level 3 4 4 3 3 4 3 4 4
Number of functions 1 1 1 1 1 1 1 1 1
Number of ports 2 2 2 2 2 2 2 2 2
Number of terminals 208 144 144 256 256 144 256 144 144
word count 524288 words 131072 words 262144 words 524288 words 131072 words 524288 words 262144 words 524288 words 524288 words
character code 512000 128000 256000 512000 128000 512000 256000 512000 512000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 70 °C 70 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C - -
organize 512KX18 128KX18 256KX18 512KX18 128KX18 512KX18 256KX18 512KX18 512KX18
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFBGA LFQFP LFQFP LBGA LBGA LFQFP LBGA LFQFP LFQFP
Encapsulate equivalent code BGA208,17X17,32 QFP144,.87SQ,20 QFP144,.87SQ,20 BGA256,16X16,40 BGA256,16X16,40 QFP144,.87SQ,20 BGA256,16X16,40 QFP144,.87SQ,20 QFP144,.87SQ,20
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY, THIN PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE FLATPACK, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225 225 225 225 225 225 225 225
power supply 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V 2.5,2.5/3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.6 mm 1.6 mm 1.5 mm 1.5 mm 1.6 mm 1.5 mm 1.6 mm 1.6 mm
Maximum standby current 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.015 A 0.015 A
Minimum standby current 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V
Maximum slew rate 0.45 mA 0.51 mA 0.51 mA 0.51 mA 0.51 mA 0.45 mA 0.51 mA 0.37 mA 0.45 mA
Maximum supply voltage (Vsup) 2.6 V 2.6 V 2.6 V 2.6 V 2.6 V 2.6 V 2.6 V 2.6 V 2.6 V
Minimum supply voltage (Vsup) 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V 2.4 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn63Pb37) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn63Pb37) Tin/Lead (Sn63Pb37) Tin/Lead (Sn85Pb15) Tin/Lead (Sn63Pb37) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form BALL GULL WING GULL WING BALL BALL GULL WING BALL GULL WING GULL WING
Terminal pitch 0.8 mm 0.5 mm 0.5 mm 1 mm 1 mm 0.5 mm 1 mm 0.5 mm 0.5 mm
Terminal location BOTTOM QUAD QUAD BOTTOM BOTTOM QUAD BOTTOM QUAD QUAD
Maximum time at peak reflow temperature 20 20 20 20 20 30 20 30 30
width 15 mm 20 mm 20 mm 17 mm 17 mm 20 mm 17 mm 20 mm 20 mm
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead - Contains lead - -
Maker IDT (Integrated Device Technology) - - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Base Number Matches 1 1 1 1 1 - - - -

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 237  2311  1055  2320  2899  5  47  22  59  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号