EEWORLDEEWORLDEEWORLD

Part Number

Search

530WA534M000DGR

Description
CMOS/TTL Output Clock Oscillator, 534MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530WA534M000DGR Overview

CMOS/TTL Output Clock Oscillator, 534MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA534M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency534 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I'm using OP07 to design a 3x output circuit op amp, but the output can only be between 1.69-4.33V, why?
This is my first time posting a picture. I don't know if you can see it. ------------------------------------ I use a single 5V power supply, and the op amp is OP07, which is convenient for experiment...
参考一下 Embedded System
Ask for advice on BCD BIN command data conversion format
Dear experts, I am confused by these two instructions. Please tell me how the data in these two instructions are converted. My understanding is: BIN: For example, the keyboard input is 528400. To ente...
eeleader Industrial Control Electronics
There are breakpoint issues encountered in AXD and MULTIICE simulations
I have a board connected to MULIICESERVER. The BIOS has been burned into the NORFLASH of the board. I am using AXD to debug. I used LOAD to download the debug image .AXF file into the board. Why can I...
yaowenqiang Embedded System
LPC11C14 chip uart receiving interrupt problem
I use Uart serial port interrupt mode to receive data on LPC11C14 chip. The FIFO interrupt trigger byte number is set to 4 bytes. I use serial port assistant on PC to send 5 characters of "hello". LPC...
xcyhere NXP MCU
How to divide nandflash into two fat areas?
I am currently using a Freescale m31+ce5.0 system. After modifying the hive registry, the 512MB nand flash now has a fat partition, and the nand flash disk can be seen after the system starts. I now w...
dfx168 Embedded System
Experts tell us how to make a good FPGA
Da Xia: I have always wanted to make FPGA. I have read a lot of books, but I am still confused. Because most of them are simple examples, and some are a little more complicated. But I always feel that...
heningbo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1953  1700  71  1206  1926  40  35  2  25  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号