EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7M820230AC5E

Description
Regulator, 1 Output, CMOS, PDSO5,
CategoryPower/power management    The power supply circuit   
File Size275KB,11 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Environmental Compliance
Download Datasheet Parametric View All

PT7M820230AC5E Overview

Regulator, 1 Output, CMOS, PDSO5,

PT7M820230AC5E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionTSSOP, TSSOP5/6,.08
Reach Compliance Codecompli
AdjustabilityFIXED
Nominal dropback voltage 10.27 V
Maximum absolute input voltage6 V
JESD-30 codeR-PDSO-G5
Maximum grid adjustment rate0.009%
Maximum load regulation0.018%
Output times1
Number of terminals5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output current 10.3 A
Nominal output voltage 13 V
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP5/6,.08
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Certification statusNot Qualified
surface mountYES
technologyCMOS
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum voltage tolerance2%
Base Number Matches1
PT7M8202
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
LDO Regulator
Features
Output Current 300mA or more
Ultra-Low-Noise for RF Application:
30µVRMS @1.2V
Quick Start-Up (Typically 50µs)
Dropout Voltage: 270mV@300mA for 3.3V
Wide Operating Voltage Range: 1.8V to 5.5V
Output Voltage Range: 1.2V to 3.3V(100 mV Step)
Standby Current: 0.1µA
High Ripple Rejection: 80dB@1kHz
Output Current-Limit Protection
Thermal Shutdown Protection
Operating Temperature Range: -40℃~+85℃
Low ESR Capacitor compatible: Ceramic capacitor
Lead Free and Green Package: SOT23-5L, SC70-5L,
TDFN-6L 1.8×2
Description
The PT7M8202 series are highly accurate, low dropout
voltage regulators with low noise, high ripple rejection
and low current consumption for portable RF and
wireless applications.
The PT7M8202 includes a reference voltage source, an
error amplifier, a driver transistor, a current limit
protection,a thermal protection and an internal phase
compensator.
A noise bypass pin is available for further reduction of
output noise.
The output voltage for the regulator is set by factory
trimming within a range of 1.2V to 3.3V in 100mV step
includes 2.85V. The PT7M8202 series are stable with
low ESR ceramic capacitors.
Pin Configuration
VIN
GND
EN
1
2
3
4
BP
5
VOUT
Applications
Mobile phones (PDC, GSM, CDMA, IMT2000 etc.)
Cordless phones and radio communication
Digital still cameras and video cameras
PDAs
MP3 players
Portable devices
SC70-5L/SOT23-5L (Top View)
VIN
NC
VOUT
1
2
3
6
5
4
EN
GND
BP
TDFN-6L 1.8x2 (Top View)
Pin Description
Pin No. for
SOT23-5L/SC70-5L
1
2
3
4
5
-
TDFN-6L
1
5
6
4
3
2
I/O
I
P
I
-
O
-
Name
VIN
GND
EN
BP
VOUT
NC
Descriptions
Regulator Supply Input. Supply voltage can range from
1.8V to 5.5V. Bypass with a 1µF ceramic capacitor
(X5R/X7R) to GND.
Ground.
ON/OFF Control of Regulator.
Reference Noise Bypass.
Output of Regulator. Bypass with a 1µF ceramic
capacitor (X5R/X7R) to GND.
No Connection.
ECN No: 10-0004
1
PT0338S-1
01/13/11
Verilog serial communication design
...
至芯科技FPGA大牛 FPGA/CPLD
Ubuntu-12.04 Embedded Development Environment Construction Instructions
This is a good resource for beginners, especially those who used to work on FPGA and now want to work on SOCFPGA. Setting up the development environment is a hassle....
yupc123 FPGA/CPLD
Parasitic parameter issues of vias in PCB
1. Can the parasitic inductance of a via be understood as a small inductor connected in series with the wire? 2. To whom does the parasitic capacitance of the via refer? If the parasitic inductance an...
呜呼哀哉 PCB Design
Data loss during interruption
I created a global variable, which is used by both the main program and the interrupt. After the interrupt, the global variable is assigned a value, but after the interrupt, the variable becomes the v...
wcqu2005 Embedded System
Please help me with Cyclone V SoC FPGA programming failure
Info (209060): Started Programmer operation at Wed Nov 06 17:30:35 2013 Error (209031): Device chain in Chain Description File does not match physical device chain -- expected 1 device(s) but found 2 ...
tofuhunter FPGA/CPLD
Regarding the problem with TrueCrypt, writing large files is slow!
I used the latest version of TrueCrypt 5.0a to encrypt a USB drive, and when writing large files to the USB drive, it was very slow. What is the reason? Sometimes the screen goes blue in 2003, but not...
316666 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 917  2881  1345  2636  1051  19  58  28  54  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号