530RB43M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RB43M0000DGR

530RB43M0000DGR: DescriptionLVPECL Output Clock Oscillator, 43MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB43M0000DGR Overview

LVPECL Output Clock Oscillator, 43MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB43M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	43 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fluorescent lamp dimming circuit composed of triac

Asynchronous motor thyristor rectifier energy consumption braking circuit

Circuit to adjust reverse breakdown voltage

Adjustable bipolar boost regulated power supply circuit diagram

Hot wire respiratory flow meter amplification circuit

555 zero cross circuit

TI graphics library pnmtoc usage parameter problem: TI graphics library pnmtoc usage problem Use GIMP 2 to create an image and save it to pnm. How to determine the IMAGE_FMT_8BPP_UNCOMP parameter in the generated C file?...; 蓝雨夜 Microcontroller MCU

Huawei FPGA Design Complete Collection: https://download.eeworld.com.cn/detail/%E5%A4%9C%E7%81%AB%E6%98%93%E6%98%9F%E8%BE%B0aa/623783...; arui1999 Download Centre

Tell the story of your confession + a jackfruit tree: [i=s] This post was last edited by Changjianze1 on 2015-2-12 23:31 [/i] [font=黑体][size=4] Everyone has many stories of their own, [/size][/font] [font=黑体][size=4] many of which are hidden in the heart...; 常见泽1 Talking

DC-DC output capability: When choosing a DC-DC chip, how much margin do you need to reserve for the output current? I chose a 3A chip, and it was already heating up when it output 2A....; cxq742536574 Analog electronics

【Video Sharing】How to use IDM to control BLDC: Introduction to the use of IDM to control BLDC[flash]http://player.youku.com/player.php/sid/XNDExNDA4MzY4/v.swf[/flash]For more exciting TI videos, please follow my sharing: kiss:...; 德州仪器_视频 Microcontroller MCU

Recent hot selling products:: [mo] Recent hot selling products: 　　 78F0338 78F9418 78F9177 78F9189 78F0500 78F0511 78F0536 78F9222 78F9234 78F0138 78P064 78P0308 ATT7021 ATT7022A ATT7022B ATT7026A ATT7028A ATT7030A MAX3085 MAX148...; fighting Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components