531AB631M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AB631M000DGR

531AB631M000DGR: DescriptionLVPECL Output Clock Oscillator, 631MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB631M000DGR Overview

LVPECL Output Clock Oscillator, 631MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB631M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	631 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Highly reliable universal timer circuit composed of CD4060B

Adjustable DC-DC small power converter circuit (1)

Microprocessor Interrupt Generator Circuit

Computer motherboard circuit diagram 830_16

USB multimedia 2.5W+2.5W

Complete induction cooker circuit diagram 3

Have you ever done this? 100 points, waiting online: Has anyone made a USB communication card program for the CH375 chip? I want a program to initialize the CH375 chip! If anyone has it, I will give it 100 points....; huangnian Embedded System

Using adaptive Kalman filtering to predict lithium battery SOC, the simulation results converge, but the filtering results do not converge after writing to STM32: The adaptive Kalman filter algorithm is used to estimate the lithium battery soc. The simulation filter results in simulink will converge, but the filter results written into STM32F407 diverge and the...; 沛沛沛沛】 stm32/stm8

RFID access control design... Looking for ideas~~~: The details are as follows: I want to design a wireless access control receiver. After receiving the card number from the transmitter, it will be compared with the one previously stored in the eeprom ...; yhethan RF/Wirelessly

C language information: This resource is dedicated to collecting all articles, tips, tutorials, source codes and auxiliary tools about C language. This resource is in CHM format, which is easy to read. This resource comes fr...; thtlj MCU

Seeking reference for schematic diagram of data acquisition system based on STC89C52 MCU and DS185B2: I don't understand some of the content, please help!...; humsolps3 51mcu

How to restrict applications from calling drivers: I wrote a driver, but this driver can only be called by the application I wrote, not by other applications. How can this be achieved? Do I need to get the information of the application that called it...; dm8832 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components