530AB1364M00BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB1364M00BGR

530AB1364M00BGR: DescriptionLVPECL Output Clock Oscillator, 1364MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1364M00BGR Overview

LVPECL Output Clock Oscillator, 1364MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1364M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1364 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Simple magnetizer circuit one b

Low power high input impedance amplifier with 20dB gain

Circuit diagram to prevent outside calls

TDA7052 power amplifier circuit

Bootstrap compensated sawtooth circuit

810 computer motherboard circuit diagram_03

DIY - Make your own GPS!!: [Reposted] As the title says: DIY GPS, the real DIY! Who has ever thought about it? I have been working on it for a long time and finally made it. I made a GPS receiver with a USB interface. With it, ...; 小人物 DIY/Open Source Hardware

Ultra-wideband positioning applications: The history of Ultra-Wideband (UWB) and how the technology works. UWB is not a new technology. It is improved, rethought, and then repurposed for new applications. UWB is not positioned as a big data ...; 石榴姐 RF/Wirelessly

Share a book: Crazy STM32 practical lectures: Features of this book:This book is written in accordance with the idea of "following the clock tree and combining the firmware library" to help readers quickly get started; modular design is combined ...; generalcircuits stm32/stm8

Design and implementation of Ethernet MII interface expansion based on FPGA: Design and implementation of Ethernet MII interface expansion based on FPGA...; 雷北城 FPGA/CPLD

LIS3DHTR data conversion bit→g: Regarding the problem of reading acceleration data, here is a reference version for your reference! The unit of the data read out from the sensor register is bit. Multiply the read data by sensitivity...; jmsht33 MEMS sensors

【R7F0C809】Chapter 10-Summary of the first phase of the project: [i=s]This post was last edited by 574433742 on 2015-10-29 06:15[/i] [size=4] To be honest, since I participated in this event, I have been working very seriously. I asked my family to mail my mini2440...; 陌路绝途 Renesas Electronics MCUs

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components