530AB30M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB30M0000BG

530AB30M0000BG: DescriptionLVPECL Output Clock Oscillator, 30MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB30M0000BG Overview

LVPECL Output Clock Oscillator, 30MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB30M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	30 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Planer motor main circuit and control circuit

6V, 8V, 9V output

Isolation circuit for current-to-voltage converter

555 it excited ozone generator circuit

Constant current source circuit composed of CW137

Three-phase bridge resistive load rectifier circuit

Strange mini2440 serial communication differences~~~: The same data packet! The PC and LED screen communicate normally! The mini2440 serial port and LED screen communication have no response! Then connect the mini2440 and PC and check the serial port dat...; lmingzhen Embedded System

Sample 60W BLDC production sample application successful: I learned from E2E that motorware has been upgraded to version 15. I have been downloading since the first version, and now it is version 15. To be honest, I like and dislike this upgrade. Why do I sa...; szfufu@126.com TI Technology Forum

Why does ENOTSUP appear when connecting to a socket under vxworks?: The client sends data packets through the socket periodically. Each packet is about 1K. If a small number is sent in a cycle, it is normal. If too much is sent, the connection will be disconnected. Wh...; xsllinlin Real-time operating system RTOS

Four steps to teach you how to use the Open1081 development board: [i=s]This post was last edited by Brother High on 2014-10-21 16:07[/i] :Cry:I got the Open1081 board a few days ago, and I have quite enough time these two days, so I decided to play with it.However, ...; High哥 RF/Wirelessly

About on-chip memory and DMA: If hot boot is not considered, can the 64KB memory at 0xffff0000 be used to store data via DMA? If so, is there anything I need to pay attention to? Is it OK to use mmap in Linux? Thank you....; vlah FPGA/CPLD

What kind of long distance wireless transmission equipment is there?: 1. 3G/4G/5G long-distance wireless transmission equipmentThe "far" of 3G/4G/5G long-distance wireless transmission equipment lies in the fact that it uses the power of the Internet. With the help of D...; 蓝先生 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components