530FB386M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FB386M000DGR

530FB386M000DGR: DescriptionLVDS Output Clock Oscillator, 386MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB386M000DGR Overview

LVDS Output Clock Oscillator, 386MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB386M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	386 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Minimum system interface circuit based on AT89C52 microcontroller

HT-1315 circuit

M9082 (TV) infrared remote control transmitter microprocessor circuit

M50142P (TV) infrared remote control transmitter circuit

Zener Diode Increases Fixed PNP Regulator Output Voltage Rating

Hemisphere HD-125 high temperature electronic disinfection cabinet circuit diagram

I used to develop with wince5.0 system + EVC4 + sm2410 sdk. If I change wince5 to pocketpc2003 pda, can I still develop in the same way?: I am planning to buy a pocketpc2003 PDA, but it has not arrived yet. I can debug the system using wince5 (cpu s3c2410) normally via USB cable. Can I debug it with ppc2003?...; starben Embedded System

Why can't JLINK connect to the ARM board?: The JTAG interface between the J-LINK programmer and ARM is 20-pin, and I bought an adapter board with a 10-pin 2.54mm socket. Later, the circuit board I drew (the chip is STM32F103VCT6) uses a 10-pin...; sopu7758 stm32/stm8

Magical bootloader! Come and have a look!: [i=s]This post was last edited by 285844685 on 2015-9-3 08:45[/i] [code]The code is to write data into the 5922 constant current LED driver. It works fine when using jtag to burn it in, but it does no...; 285844685 Microchip MCU

Design of Low-cost Speech Recognition System Using HT48R50A: Price competition has always been a controversial topic in today's society.　Using HT48R50A for design is a very wise choice....; rain Analog electronics

Analysis of various basic power supply topologies: [size=3]:pleased:If you want to learn power supply design, you must first understand the various basic power supply topologies. [/size][size=3] [/size] [size=3]I got a document here: [/size] [size=3] ...; okhxyyo Power technology

Why can't the driver generated by platformbuilder4.2 be loaded, but the one generated by 5 can be loaded?: Why can't the driver generated by platformbuilder4.2 be loaded, but platformbuilder5 can be loaded? The driver contents of 4.2 and 5 are the same. Platformbuilder5 can automatically generate *.reg, *....; 250200729 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components