71V35761YS166BQ datasheet, PDF

Datasheet> All Categories > storage> storage> 71V35761YS166BQ

71V35761YS166BQ: DescriptionCache SRAM, 128KX36, 3.5ns, CMOS, PBGA165, FBGA-165; Categorystorage storage; File Size633KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V35761YS166BQ Overview

Cache SRAM, 128KX36, 3.5ns, CMOS, PBGA165, FBGA-165

71V35761YS166BQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	FBGA-165
Contacts	165
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Certification status	Not Qualified
Maximum standby current	0.03 A
Minimum standby current	3.14 V
Maximum slew rate	0.32 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	20
Base Number Matches	1

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

3.3V I/O, Pipelined Outputs

Burst Counter, Single Cycle Deselect

◆

IDT71V35761S

IDT71V35781S

IDT71V35761SA

IDT71V35781SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial:

– 200MHz 3.1ns clock access time

Commercial and Industrial:

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Description

The IDT71V35761/781 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V35761/781 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V35761/81 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V35761/781 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array.

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5301 tbl 01

◆

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V35781.

MARCH

2009

DSC-5301/03

Recommended Resources

Restaurant elevator control circuit

CD4541 cadmium nickel battery automatic charging circuit diagram

High stability 10V regulated power supply circuit

FM stereo decoder

Double reed switch signal input

Universal amplifier circuit

The fundamental difference between op amps and comparators: [font=楷体_GB2312][size=5]The main difference between amplifiers and comparators is the closed-loop characteristics! Most amplifiers work in a closed-loop state, so they are required not to self-excite ...; lixiaohai8211 Analog electronics

【DLP Series Evaluation 3】TI DLP3010EVM GUI Tool: [size=4][b][color=Blue]This article was published by the author on EEworld (bbs.eeworld.com.cn). Please do not reprint without the permission of EEworld. [/color][/b][/size]　　　TI provides a good GUI t...; 蓝雨夜 TI Technology Forum

I want to make a labeling machine and I need some advice on choosing a suitable processor.: As the title says, the initial plan is that the label machine is about the size of a TV, with a robot, including 6 servo motors, 12 sensors, including laser displacement sensors, encoders, impact sens...; lin1408 Microcontroller MCU

A sophomore student who has just learned FPGA for a while and wants to practice something: I want to do something based on FPGA design, but I don’t have a good direction. I hope you can give me some suggestions. Thank you....; 阿宝阿阿宝 FPGA/CPLD

What is the difference between LM4F232E5QC and TM4C123GE6PZ?: I want to know if there is any difference between LM4F232E5QC and TM4C123GE6PZ in use? Can LM4F232E5QC also be programmed using tivaware? If both LM4F and TM4C are programmed using tivaware's API, can...; t8521993 Microcontroller MCU

Very detailed - TVP5150xxx /TVP5151 User Manual: Texas Instruments engineers are dedicated toThe TVP5150 series is an easy-to-use, ultra-low power, and extremely small digital video decoder. Using a single 14.31818MHz clock, it can decode PAL/NTSC/S...; EEWORLD社区 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components