550QAFREQBG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550QAFREQBG

550QAFREQBG: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size691KB，45 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550QAFREQBG Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6

550QAFREQBG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; OUTPUT ENABLE; TRAY
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	100%
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
Base Number Matches	1

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Thermal low flow rate flowmeter circuit diagram

Extend the life of incandescent lamp circuit

Typical application circuit boost circuit diagram of LT1111

LHz car flasher

1Hz clock signal oscillator

Vertical mill electrical control circuit

Has anyone worked on the servo part of RFID? Please introduce it to me, thank you!: The teacher asked me to do it, but only said the word "servo". I don't know what my goal is, what I need to do, what the steps are, and who has done it. Can you please give me a brief introduction to ...; cjing Embedded System

PIC16C84 microcontroller introduction: Overview PIC16C84 is an 8- bit CMOS EEPROM microcontroller. It has high-performance RISC -like instructions, with a total of 35 single-byte instructions. All instructions require only one instruction ...; rain Microchip MCU

DM648 network port abnormality caused by JTAG clock: [size=4][font=宋体][color=#252525] Regarding the abnormality of DM648 network port, the final reason is that the TCLK of JTAG is not pulled down. Here is part of the original post: We've been having pro...; Jacktang DSP and ARM Processors

How to use stm32f103rbt6 to drive the touch screen to display a company's logo, please help me.: I beg you, brothers and sisters....; a13092132346a stm32/stm8

Are there any friends who have LM3S8962 boards willing to exchange them for STM32 development boards?: By the way, there should be a lot of friends in the forum who have got this board. I wonder if there is any expert who is tired of playing with it and is willing to change it?My QQ: 369698896...; losingamong Buy&Sell

Lvalues and Rvalues: [i=s]This post was last edited by damiaa on 2017-9-25 11:10[/i] The left value is a (data object, variable) that can be assigned. The right value is a (data object, variable, expression) that can be a...; damiaa Programming Basics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components