EEWORLDEEWORLDEEWORLD

Part Number

Search

71V65603S100BGGI

Description
ZBT SRAM, 256KX36, 5ns, CMOS, PBGA119, MS-028AA, BGA-119
Categorystorage    storage   
File Size441KB,26 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

71V65603S100BGGI Overview

ZBT SRAM, 256KX36, 5ns, CMOS, PBGA119, MS-028AA, BGA-119

71V65603S100BGGI Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instructionBGA, BGA119,7X17,50
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time5 ns
Other featuresBURST COUNTER
Maximum clock frequency (fCLK)100 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee1
length22 mm
memory density9437184 bit
Memory IC TypeZBT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Maximum seat height2.36 mm
Maximum standby current0.06 A
Minimum standby current3.14 V
Maximum slew rate0.27 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width14 mm
Base Number Matches1
256K x 36, 512K x 18
3.3V Synchronous ZBT™ SRAMs
ZBT™ Feature
3.3V I/O, Burst Counter
Pipelined Outputs
IDT71V65603/Z
IDT71V65803/Z
Features
Description
256K x 36, 512K x 18 memory configurations
Supports high performance system speed - 150MHz
(3.8ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
3.3V I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array(fBGA).
The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or writes and
reads. Thus, they have been given the name ZBT
TM
, or Zero Bus Turnaround.
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read or write.
The IDT71V65603/5803 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V65603/5803 to
be suspended as long as necessary. All synchronous inputs are ignored when
(CEN) is high and the internal device registers will hold their previous values.
There are three chip enable pins (CE1, CE2,
CE2)
that allow the user
to deselect the device when desired. If any one of these three are not asserted
when ADV/LD is low, no new memory operation can be initiated. However,
any pending data transfers (reads or writes) will be completed. The data bus
will tri-state two cycles after chip is deselected or a write is initiated.
The IDT71V65603/5803 have an on-chip burst counter. In the burst
mode, the IDT71V65603/5803 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the
LBO
input pin. The
LBO
pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load a new
external address (ADV/LD = LOW) or increment the internal burst counter
(ADV/LD = HIGH).
The IDT71V65603/5803 SRAM utilize IDT's latest high-performance
CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-
pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and
165 fine pitch ball grid array (fBGA) .
Pin Description Summary
A
0
-A
18
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5304 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
FEBRUARY 2007
DSC-5304/07
1
©2007 Integrated Device Technology, Inc.
How to pass the host client string to DSP via RTDX?
Can you guys help me see how to transfer a string from the host client to the DSP via RTDX? The host client is written in VC. There is no problem with transferring data, but when transferring strings,...
linlintree Embedded System
Is this the Keil5 that STM32 needs?
Is this the Keil5 needed for playing with STM32? [color=#333333][font=微软雅黑]1. The installation file I downloaded is ds-mdk5243001.msi[/font][/color] [color=#333333][font=微软雅黑]2. After installation, it...
csz9981 stm32/stm8
[DIY] 1680 LED dot matrix screen, open source (including PCB, schematics, source code)! Welcome to exchange and advise!
I just DIYed a 1680 dot matrix screen and would like to share it with you. Please point out some shortcomings and areas that need improvement. Please feel free to give me your advice! :titter: The pho...
DS_MCU 51mcu
430 Sometimes it does not run when powered on
I drew a new board and made ten of them for experiment. But there was a problem during the experiment. When the power was on, the program sometimes did not run. But after shutting down and restarting,...
pala3cecili Microcontroller MCU
Which RF cable connector is better?
Radio frequency cable connectors are something we often come into contact with in our daily lives, and many people need to choose and purchase them themselves. So, which radio frequency cable connecto...
Jacktang RF/Wirelessly
Is it possible to use the compiler's built-in math functions after GD32F350 turns on FPU?
[i=s] This post was last edited by serialworld on 2018-10-4 07:30 [/i] Is it possible to use the math functions provided by the compiler after GD32F350 turns on FPU? The program crashes after calling ...
serialworld GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1525  2743  2726  1473  2234  31  56  55  30  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号