EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

54FCT534DMX

Description
IC,FLIP-FLOP,OCTAL,D TYPE,FCT/PCT-CMOS,DIP,20PIN,CERAMIC
Categorylogic    logic   
File Size243KB,5 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric

54FCT534DMX Overview

IC,FLIP-FLOP,OCTAL,D TYPE,FCT/PCT-CMOS,DIP,20PIN,CERAMIC

54FCT534DMX Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTexas Instruments
package instructionDIP, DIP20,.3
Reach Compliance Codeunknown
JESD-30 codeR-XDIP-T20
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Number of functions8
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingTAPE AND REEL
power supply5 V
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
Base Number Matches1
Are domestic ICs so good that they are all exported? Are they no longer interested in the Chinese market?
I recently encountered some problems when looking for domestic chips. Why do many domestic chips provide data sheets in English? Isn't it easy for a Chinese company to write a Chinese manual? Why are ...
littleshrimp Talking
Keil License Issues on the CD-ROM of Stellaris Development Board
Can't link an Image larger than 16k :( Is there any way to solve this?...
richiefang Microcontroller MCU
mounting /dev/mtdblock3 on /mnt/restore failed: No such device
[color=#FF0000]DVS6446[/color]启动信息如下:Starting kernel ...Uncompressing Linux............................................................. ..................................... done, booting the kernel....
iamfuchengzxh Embedded System
High level to low level
How do I use two triodes to complete the conversion from high level to low level at a 5V level? Can you help me draw a diagram?...
魔术师 Analog electronics
Additional Noise Reduction Design Strategies
Use the best-in-class LNA with the lowest noise in your design. When designing a system, consider the true nominal temperature of the application. Isolate external noise or prevent it from affecting t...
alan000345 RF/Wirelessly
My personal understanding of the double latch method
Why is the dual latch method for solving metastability called dual latch instead of dual register? Personally, I think that the clock needs to be delayed in two stages, and two delays generate two D f...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 703  1655  2303  1988  2085  15  34  47  41  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号