530AB1288M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB1288M00BG

530AB1288M00BG: DescriptionLVPECL Output Clock Oscillator, 1288MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1288M00BG Overview

LVPECL Output Clock Oscillator, 1288MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1288M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1288 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Minimum system interface circuit based on AT89C52 microcontroller

Resistance furnace control circuit

Three-phase squirrel-cage motor comprehensive protection circuit

Voltage regulator circuit diagram to expand output voltage range b

MSM6822 application circuit diagram

555 three-digit display capacitance meter circuit

Research on High Dynamic Signal Conditioning Circuit: Realize three-way signal input connection;Input signal frequency 0.1～100Hz;Input signal amplitude 1mV～10V;Input signal amplitude 0°～180°;Realize input signal noise reduction processing;Realize 0～20V s...; ZYN931220 ADI Reference Circuit

Power supply switching problem: The system is powered by an external DC5V power supply and a 3.7V lithium battery. When the DC5V is plugged in, the lithium battery does not supply power, but needs to be charged; when the DC5V is unp...; ly6277895 Analogue and Mixed Signal

[AT-START-F403A Evaluation] 4. FreeRTOS system based on IAR environment external flash (SPIM) operation evaluation: The last evaluation achieved a rough test of the performance of the external SPIM QSPI Flash. This evaluation will divide the external flash into two parts:0x08400000-0x0840FFFF is used as the data ar...; uuxz99 Domestic Chip Exchange

spi communication: I would like to ask the forum owner, when I use SPI communication, I use the DMA+DMA interrupt+CRC check method to send and receive 8-bit data. I would like to know how the final CRC is transmitted an...; shortt stm32/stm8

[STM32F769 Review] --STM32F769Discovery Unboxing Experience: [i=s]This post was last edited by DavidZH on 2016-12-10 20:52[/i] [size=5]Unboxing experience:[/size] [align=left]The long-awaited [font=Times New Roman, serif]STM32F7Discovery[/font] finally arrived ...; DavidZH stm32/stm8

Problems with writing USB drivers with WDF...: I am currently learning to use WDF to develop a USB interface driver for a board. I mainly want to complete the function of interrupt transmission. I modified an example provided by Microsoft and comp...; coolgreen1 Programming Basics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components