530FB926M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FB926M000DG

530FB926M000DG: DescriptionLVDS Output Clock Oscillator, 926MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB926M000DG Overview

LVDS Output Clock Oscillator, 926MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB926M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	926 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

300A-18V three-phase thyristor voltage regulating electrolytic power supply circuit

Fully functional touch dimming circuit-a

TCM850 series composition -4.1V output circuit diagram

Motor overheating and water ingress protection circuit

SK-II voice control circuit

One autotransformer starts two motor circuits

Make your computer speak: During the New Year's Day, I accidentally saw the following code on the Internet, but I didn't know what it meant. I followed the method in the article, and finally my computer spoke. Now I will tell ...; zhangkai0215 Talking

Error when compiling ucgui+ucosii in keil: When I compile ucgui+ucosii in keil4, it finally appears compiling OS_Q.C...compiling OS_SEM.C...compiling OS_TASK.C...Source\uCOS-II\Source\OS_TASK.C(370): warning: #177-D: variable "self" was declar...; guozhiyang Microcontroller MCU

Dear heroes, please tell me about the TM4C123 timer synchronization problem: I want to make a program to measure the period of PWM square wave, using the period measurement method, using two timers of TM4C123 chip, one is used to capture the rising edge, which can record the t...; shiqiaocanxue Microcontroller MCU

Digital frequency meter: Please, send me [email]841418974@qq.com[/email]...; 想死你 Microcontroller MCU

Why is there no mouse cursor and no right button in the WINCE6.0 touch screen driver?: Experts, I use MS's layered driver model to write a touch screen driver. Currently, the driver can be calibrated, can drag, click, double-click, but can not generate the right button, and there is no ...; w19864h Embedded System

EEWORLD University Hall--Zuckerberg's version of Jarvis: [i=s]This post was last edited by Quantum Well on 2016-12-22 12:01[/i]Zuckerberg recently posted a video on his Facebook homepage, claiming that he has created the AI "Jarvis", which is Tony Stark's A...; 量子阱 Creative Market

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components