74LVX161284AMTDX datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> 74LVX161284AMTDX

74LVX161284AMTDX: DescriptionLine Transceiver, 12 Func, 13 Driver, 12 Rcvr, PDSO48, 6.10 MM, MO-153, TSSOP-48; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size94KB，9 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

74LVX161284AMTDX Overview

Line Transceiver, 12 Func, 13 Driver, 12 Rcvr, PDSO48, 6.10 MM, MO-153, TSSOP-48

74LVX161284AMTDX Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	48
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	CONTAINS EIGHT BIDIRECTIONAL DATA BUFFERS
Differential output	NO
Number of drives	13
Input properties	SCHMITT TRIGGER
Interface integrated circuit type	LINE TRANSCEIVER
Interface standards	IEEE 1284
JESD-30 code	R-PDSO-G48
JESD-609 code	e0
length	12.5 mm
Number of functions	12
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum receive delay	14 ns
Number of receiver bits	12
Maximum seat height	1.2 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.15 V
Supply voltage 1-max	5.5 V
Mains voltage 1-minute	3 V
Supply voltage1-Nom	3.15 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
maximum transmission delay	14 ns
width	6.1 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74LVX161284A Low Voltage IEEE 161284 Translating Transceiver

June 1999

Revised June 2005

74LVX161284A

Low Voltage IEEE 161284 Translating Transceiver

General Description

The LVX161284A contains eight bidirectional data buffers

and eleven control/status buffers to implement a full

IEEE 1284 compliant interface. The device supports the

IEEE 1284 standard, with the exception of output slew rate,

and is intended to be used in an Extended Capabilities Port

mode (ECP). The pinout allows for easy connection from

the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either

open drain or high drive (

14 mA) and are connected to a

separate power supply pin (V

cable) to allow these out-

puts to be driven by a higher supply voltage than the A-

side. The pull-up and pull-down series termination resis-

tance of these outputs on the cable side is optimized to

drive an external cable. In addition, all inputs (except HLH)

and outputs on the cable side contain internal pull-up resis-

tors connected to the V

cable supply to provide proper

termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive

CMOS outputs designed to interface with 3V logic. The DIR

input controls data flow on the A

–A

–B

transceiver

pins.

Features

Supports IEEE 1284 Level 1 and Level 2 signaling

standards for bidirectional parallel communications

between personal computers and printing peripherals

with the exception of output slew rate

Translation capability allows outputs on the cable side to

interface with 5V signals

All inputs have hysteresis to provide noise margin

B and Y output resistance optimized to drive external

cable

B and Y outputs in high impedance mode during power

down

Inputs and outputs on cable side have internal pull-up

resistors

Flow-through pin configuration allows easy interface

between the “Peripheral and Host”

Replaces the function of two (2) 74ACT1284 devices

Ordering Code

Order Number

74LVX161284AMTD

74LVX161284AMTX

Package

Number

MTD48

Package Description

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

[TUBE]

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

[TAPE and REEL]

Connection Diagram

Pin Descriptions

Pin Names

DIR

–A

–B

–A

–Y

–A

–C

PLH

HLH

Description

High Drive Enable Input (Active HIGH)

Direction Control Input

Inputs or Outputs

Inputs

Outputs

Inputs

Peripheral Logic HIGH Input

Peripheral Logic HIGH Output

Host Logic HIGH Input

Host Logic HIGH Output

DS500204

www.fairchildsemi.com

Recommended Resources

Industrial X-ray flaw detector delay control switch circuit diagram

Under voltage alarm circuit

Machine Vision Lighting Regulator Circuit Diagram

pH probe amplification and temperature compensation circuit

Color display switching power supply circuit diagram using STK7308

Circuit diagram b for CB950 control terminal application

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components