EEWORLDEEWORLDEEWORLD

Part Number

Search

530MB1325M00BGR

Description
LVPECL Output Clock Oscillator, 1325MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530MB1325M00BGR Overview

LVPECL Output Clock Oscillator, 1325MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB1325M00BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1325 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
C166 Compilation problem, please help! Thank you!
TASKING program builder v7.5 r6SN00092710-035 (c) 2001 TASKING, Inc.Compiling demo.ccc166: F 002: protection error: FLEXlm license error: Cannot find license file(-1,359:2)feature = SW1924-90license f...
奔向火星 Embedded System
Protocol ISO7637 all three volumes
After searching, I didn't find this information in this forum, so I shared it with you....
dontium Automotive Electronics
My opinion on blocking and non-blocking assignments in FPGA Verilog language
[size=5]For Verilog beginners, blocking assignment and non-blocking assignment should be distinguished. I guess the common explanation of the application of these two assignment methods, when to use b...
Aguilera DSP and ARM Processors
[RVB2601 creative application development] lite LED controller
[i=s]This post was last edited by iysheng on 2022-6-5 15:22[/i][RVB2601 creative application development] lite LED controller Project Background In order to overcome the problems of high cost and sing...
iysheng XuanTie RISC-V Activity Zone
DM642 external SDRAM connection problem
The memory of DM642 itself is far from enough for video processing, and external memory expansion is required. One SDRAM is 32 bits. I checked the information and found that two SDRAMs are used to exp...
ysulzw DSP and ARM Processors
EEWORLD University ---- CES 2015 Focus: Novi Redefines Smart Home Security
CES 2015 Focus: Novi Redefines Smart Home Security : https://training.eeworld.com.cn/course/262The team at Novi Security aims to create the world’s simplest and most accessible home security system – ...
dongcuipin Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1376  2906  2651  690  2230  28  59  54  14  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号