EEWORLDEEWORLDEEWORLD

Part Number

Search

550AC622M080BG

Description
LVPECL Output Clock Oscillator, 622.08MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550AC622M080BG Overview

LVPECL Output Clock Oscillator, 622.08MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AC622M080BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Maximum control voltage3.63 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency622.08 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
About using deviceiocontrol to call the driver and cannot pass it to the underlying control ~ Urgently looking forward to
Please help me look at my code. It compiles and loads fine, but when I call IOCTL, only part of the information printed by the serial port is printed. #include "stdafx.h" #include "pkfuncs.h" #include...
ltfss Embedded System
Please help me with the compilation problem (I am eager to know the answer, waiting online)
The ASM program is as follows: .title " add.asm " .def start .mmregs ;predefined registers .text ;program area start: SSBX XF ;XF set to 1 CALL Delay ;call delay program RSBX XF ;XF cleared to 0 CALL ...
1012110331 DSP and ARM Processors
[State Grid Collection System 2.0 TI Solution] The live broadcast entrance is now open, everyone is welcome to watch the live broadcast!
[font=微软雅黑][size=3]The long-awaited [State Grid Collection System 2.0 TI Solution] live broadcast started this morning! Friends, hurry up and grab the sofa and sit tight, and watch how TI technical ex...
EEWORLD社区 TI Technology Forum
STM32F429i DISO data
I just saw that the forum already has relevant information, but the manual name is not in Chinese... Link address [url=https://bbs.eeworld.com.cn/thread-420130-1-1.html]https://bbs.eeworld.com.cn/thre...
lonerzf stm32/stm8
Getting Started with ARM and Embedded Linux
Since many people always ask this question, here is a summary document for your reference. It must be explained here that the following steps are all for Linux systems, not WinCE. You may notice that ...
zhuoyue Embedded System
About the problem of data transmission between AD7768 evaluation board and sdp-h1 board
I want to synchronously read 16 analog signals and complete analog-to-digital conversion. I use ADI's AD7768 evaluation board (introduction to the AD7768 evaluation board: https://www.analog.com/en/de...
s'k't'git Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1055  24  637  1790  1758  22  1  13  37  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号