531DA598M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531DA598M000DGR

531DA598M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 598MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DA598M000DGR Overview

CMOS/TTL Output Clock Oscillator, 598MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DA598M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	598 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Application of battery charge controller MAX2003 02

Use the forward and reverse start and stop control circuit preselected by the transfer switch

Carbon Monoxide Detector Recommended Circuit

Meishun ME-308 pure DC current negative feedback type A power amplifier

TWH95 series internal circuit principle and pin function

Frequency converter speed regulating circuit with tracking setting box

Showing my products + my development board: This content is originally created by EEWORLD forum user xiyue521 . Ifyou need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. h][ attach]44...; xiyue521 Special Edition for Assessment Centres

Comparison of two Verilog codes: [code]always（posedge CLOCK） case（i） 0: if（C1 == 8） begin C1 <= 4' d0; i <= i + 1' b1; end else begin reg1 <= reg1 + 1' b1; C1 <= C1 + 1' b1; end endcase always（posedge CLOCK） case（i） 0,1,2,3,4,5,6,7: ...; 白丁 FPGA/CPLD

The relationship between instruction set architecture, arm core, SoC, processor, CPU, GPU, etc.: [size=4] ARM cores include: ARM7, ARM9, ARM11 (v6), to cortex-A7, A8, A9, A12, A15 (v7-A/R), to cortex-A53, A57 (V8), A72, A73. The cache is in the core [4]. These cores are also known as public versi...; Aguilera Microcontroller MCU

MSP430 MCU controls LCD12864 to display text: [color=#000000]#include#include "displaydata.h" typedef unsigned char uchar; typedef unsigned int uint; //Macro definition of control bit #define BIT(x) (1(x)) #define RCLK_1 P3OUT |= BIT3 #define RCL...; Jacktang Microcontroller MCU

Upload some information, all downloaded from the forum, to save newbies from sorting it out: ...; 无酒亦醉 Microcontroller MCU

Where can I download the ST virtual serial port PC driver (VCD)?: When doing the "ST Virtual Serial Port" experiment, when the PC requires you to specify the driver path, the demosVirtual_COM_PortSoftware Driver provided by ST-------where can I download this from ST...; helly stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components