EEWORLDEEWORLDEEWORLD

Part Number

Search

531RA1224M00DG

Description
LVPECL Output Clock Oscillator, 1224MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RA1224M00DG Overview

LVPECL Output Clock Oscillator, 1224MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA1224M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1224 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Elan MCU 3 years of technology accumulation - completely open source
I have organized the codes on hand, including a large number of subroutine program frameworks, more than 20 diary articles I wrote before, etc. I will be leaving my job soon, so I may not use this stu...
幸福的娃 MCU
Who needs the C8051F330 microcontroller learning board with the best performance and the lowest price?
1. Overview C8051F330ST is a MCU learning board developed for school students and MCU enthusiasts, and can also be used as a reference for engineers. This learning board uses C8051F330 from Silabs of ...
lqdz68 Embedded System
BlueNRG-1——BLE Chat Trial for Getting Started
[b][size=14px][u][url=https://bbs.eeworld.com.cn/thread-604229-1-1.html]STEVAL-IDB007V1 transparent transmission demonstration operation process and required software resource download[/url][/u][/size...
ltbytyn ST - Low Power RF
After drawing the PCB with Kicad, the following error occurs during the rule check: the pads are too close to each other. How can I solve this problem?
Hello everyone, after Kicad finished drawing the PCB and did the rule check, this happened: the pads are too close to each other. How to solve this problem?...
xindela PCB Design
Share multi-channel PWM output MSP430G2553 program
[font=Tahoma, Helvetica, SimSun, sans-serif][color=#000000][backcolor=white]#include "io430g2553.h"[/backcolor][/color][/font] [font=Tahoma, Helvetica, SimSun, sans-serif][color=#000000][backcolor=whi...
Jacktang Microcontroller MCU
When PDPINT is triggered, the PWM output pin is in high impedance state. How to pull it down to low level in the interrupt function?
Teach you to learn DSP step by step. When introducing PDPINT in the book, it is mentioned that when PDPINTx inputs a low level, the PWM pin immediately changes to a high-impedance state and requests a...
Firststep DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 554  848  1580  1802  233  12  18  32  37  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号