531KB575M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531KB575M000DG

531KB575M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 575MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KB575M000DG Overview

CMOS/TTL Output Clock Oscillator, 575MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KB575M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	575 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multi-output MEMS clock generator, do you understand it?

One of the boiler water level alarm circuits

SAA3009/SAA3049 infrared remote control decoding circuit

ATARI pulse width modulation regulated power supply circuit

555 DC 3V conversion DC 100V circuit

Communications Network Test and Measurement Handbook.PDF: The first post I wrote before going home for the winter vacation. Book title: Communications Network Test and Measurement Handbook Source: Downloaded from Digital Engineering Library @ McGraw-Hill Cop...; wangjiafu1985 Test/Measurement

[FPGA Design Skills Questions] Delay Problem: Background: A register-controlled delay logic is written in the RTL code to adjust the input clk, using 9 SMIC18 DLY units connected in series. DC synthesis is set to don't touch. Question: According ...; eeleader FPGA/CPLD

I have the electronic file of "Windows CE Practical Development Technology", who wants it?: ————————————————————————————————I have the electronic version of this book! I spent a lot of effort to ask a younger brother to crack it from the school library. It is no longer sold online. There is ...; gaoshideng Embedded System

LRC: [b][color=#5e7384]This content is originally created by EEWORLD forum user [size=3]hewende87[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and ...; hewende87 DIY/Open Source Hardware

Why is there no 38KHz carrier in the remote control signal received by the photodiode?: [img]C:\Documents and Settings\Owner\Desktop\clip_image002.gif[/img] The output waveform is basically the same as the waveform of the integrated receiving head HS0038B, but there is no carrier. Why? I...; shengwenju Embedded System

How is the prefix determined in the LM3S chip program?: For example, ul- pu- ui, etc., if anyone knows, please give us some pointers:lol :lol...; minjiang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components