531EC1265M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531EC1265M00DGR

531EC1265M00DGR: DescriptionLVPECL Output Clock Oscillator, 1265MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EC1265M00DGR Overview

LVPECL Output Clock Oscillator, 1265MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EC1265M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1265 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multiple sets of light-emitting diode lantern chain circuits with different flashing frequencies a

6m wireless remote control switch circuit

Nickel-cadmium battery charger circuit with voltage and current limiting function

Electric hoist main circuit

Brine pump circuit

DZW75-48/50(50II) AC overvoltage and undervoltage protection circuit

Powerful data processing of msp430: The 16-bit low-power MSP430 microcontroller has rich on-chip resources and can realize 12-bit D/A conversion, which can meet the data sampling of many situations. I borrowed it from a classmate not lo...; qazhouming Microcontroller MCU

Why when I write to flash, the middle of the array is always 0?: Can any expert help me analyze this? I defined an array of u32 WriteBuffer[79]. When I simulate, the data from 0 to 15 is correct, but the data from 16 to 63 is incorrect and all 0, and the data from ...; alanlu stm32/stm8

9b96 development environment iar: Every time I close and then open IAR, I cannot compile and the error message is tool unknown error: fatal error [ffd]: untrolled termination...; vicxue10 Microcontroller MCU

Differences between CC110L vs CC1101 wireless transceivers: Reference: http://e2e.ti.com/support/low_power_rf/f/155/t/153153.aspxAs a "Value Line" product, CC110L has some simplified functions compared to CC1101:The following features are removed from the Valu...; winterwu RF/Wirelessly

Rookie begging for advice!!! Urgent~~: I made a TMS320C6747 board. I have been debugging CCS for the past two days and it has not been able to connect. The error is as follows: Error 0x80000240/-275Fatal Error during: Initialization, OCS, ...; 99591332 DSP and ARM Processors

The circuit diagram was drawn by alitium designer, but it disappeared after I turned on the computer the next day.: ...; dinghao1 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components