530NB1105M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530NB1105M00DGR

530NB1105M00DGR: DescriptionLVDS Output Clock Oscillator, 1105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB1105M00DGR Overview

LVDS Output Clock Oscillator, 1105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB1105M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1105 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Radio wireless remote control circuit b

Circuit using NCP1216 to drive LED

Photoresistor light-on switch

Car electronic voice speaker

555 pocket electronic massager circuit

Video preamplifier circuit

Let's talk about the method of hollowing out a polygon copper clad into a circle in Altium Designer: [i=s]This post was last edited by qwqwqw2088 on 2017-6-20 16:10[/i] [font=Microsoft Yahei, Hei, Tahoma, SimHei, sans-serif]How to make copper plating into a circular shape in Altium Designer. Although...; qwqwqw2088 PCB Design

Single chip intelligent instrument: Does anyone have information on the design of single-chip automotive intelligent instruments? [email=397340983@qq.com]397340983@qq.com[/email] If you have any, please send it to me. Thank you....; liaodailiang MCU

I would like to ask an expert about a VHDL language error.: In fact, it is a relatively simple program for time conversion between different time zones. LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY srxs4 IS PORT(clk1 , clk2 , clk3 , clk4 , clk5 ,clk9,clk8...; AshleyL90 FPGA/CPLD

I rewrote a piece of code based on the SMS routine in the SDK, and encountered a problem: I rewrote a piece of code based on the SMS sending routine in the SDK, but I don't know what's going on. The sending always fails. Could an expert please help me figure out where the problem lies? [co...; polestar707 Embedded System

2011 How to choose the chip for the electric amplifier? Please help: The list of basic instruments and main components for the 2011 National Competition has been released. It includes a standard high-frequency signal generator (1MHz~30MHz, capable of outputting 1mV sma...; cfuwa Analog electronics

The verification regulations of the ammeter, voltmeter and resistance meter are transferred to the national standard: [font=黑体][size=2][color=blue]Don't download this, there is a password, I lost it. Thank you sofa floor. Please go to the bench floor to download [/color][/size][/font] [font=黑体][size=2][color=#0000ff]...; xu__changhua Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components