EEWORLDEEWORLDEEWORLD

Part Number

Search

530WC391M000DG

Description
CMOS/TTL Output Clock Oscillator, 391MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530WC391M000DG Overview

CMOS/TTL Output Clock Oscillator, 391MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC391M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency391 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About the problem of transferring 4K program before 2440 booting from nand
Hello everyone! Today, when I was looking at the DS of 2440, I suddenly noticed a problem. If you start from NAND, the manual says to copy the first 4K in the flash to the steppingstone first, and the...
zhengjiewen Embedded System
Urgent, urgent, the 24v to 5v VICOR power module has no output?
Can someone help me solve the problem of the vicor module power supply not outputting? The situation is like this, the vicor module used is V24C5T50BG, and the sc end and the +out end are connected wi...
safegard Embedded System
How to use HyperTerminal to burn the BIN file generated by ADS1.2 into FLASH in S3C2410?
I am learning S3C2410 development board and I have a problem!! I want to burn the BIN file generated by ADS1.2 into FLASH, but I don't know how to do it! I use UART0 to connect the development board a...
lranseti Embedded System
I want to buy a notebook for drawing, please recommend
My current laptop is 10 years old, the optical drive is broken and it is very slow. I want to buy a new one now, hope you can recommend one. The main requirements are as follows: 1. Can use cadence16....
651076842 PCB Design
TI Reading: Op amp gain stability Part 2: DC gain error analysis
[i=s] This post was last edited by dontium on 2015-1-23 13:33 [/i] Op Amplifier Gain Stability Part 2: DC Gain Error Analysis...
安_然 Analogue and Mixed Signal
Resource usage issues! ! Anyone who knows please come and take a look
In a program I wrote recently, I made a counting register. When the register is defined as 13 bits, the total LE resource occupied is 28%. When it is defined as 14 bits, the resource occupation reache...
织染 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 869  2209  1644  545  1394  18  45  34  11  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号