EEWORLDEEWORLDEEWORLD

Part Number

Search

531EA874M000DGR

Description
LVPECL Output Clock Oscillator, 874MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531EA874M000DGR Overview

LVPECL Output Clock Oscillator, 874MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA874M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency874 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Wince memory leak problem
The project requires the use of an RFID card reader under wince. This program queries every 200 milliseconds whether an RFID card is swiped (initiates an invitation). Now, there is a memory leak durin...
lbj412 Embedded System
Xunwei iTOP3399 development board QT system PCIE 4G transplantation-compilation program
The supporting materials are in the directory of "iTOP-3399 Development Materials Summary (excluding CD materials)\10_iTOP-3399 Development Board Linux System Development\PCIE 4G Module Test.zip" on t...
饥饿又奈奈66 Robotics Development
Live Review: Typical Applications of ADI Switch/Multiplexer Series Products on July 21
Live broadcast time: July 21 (Thursday) 10:00-11:30 amLive broadcast topic: Typical applications of ADI switch/multiplexer series productsWatch replay: Click to watch ppt download: click to download Q...
EEWORLD社区 Energy Infrastructure?
When powered on, the CPLD pin has a high level pulse output! ! ! ? ? ?
I recently found a problem with EPM7128. When powered on, the CPLD pin outputs a high level pulse and then changes to a low level. The program sets the pin to output a low level, but in theory it shou...
eeleader-mcu FPGA/CPLD
Open source activity 1: USB download cable made with MEGA8
Please see the attachment for all the packaged information:Including: USBasp production information and the whole process (novice version)_all information.rar USBasp production information and the who...
njlianjian MCU
Looking for the bootloader for OMAP V1030
Hello everyone, I am new here and I don't know the rules. I need the bootloader of OMAP V1030 urgently. If any of you know it, can you share it with me? Thanks....
armagedd0n Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1201  1140  1400  2669  2053  25  23  29  54  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号