531AC14M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531AC14M0000DGR

531AC14M0000DGR: DescriptionLVPECL Output Clock Oscillator, 14MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC14M0000DGR Overview

LVPECL Output Clock Oscillator, 14MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC14M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	14 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

XTR100 simple circuit diagram

DC light adjustment device circuit diagram

New uses of exciters in karaoke machines

100kHz oscillator circuit

Blocking infrared control circuit

845ddr computer motherboard circuit diagram_62

Application Skills/Intelligent Data Acquisition System under Windows 95: Abstract : An intelligent data acquisition system is proposed. The timing under Windows 95, which is complicated in programming, low in timing resolution and unreliable in operation, is replaced by th...; rain MCU

LCD driver knowledge: Share it....; 光绪爷 MCU

Storage Array Technology: [list] [*][size=6]High reliability[/size] [/list][list=1] [*][size=4]Device redundancy (multi-control)[/size] [*][size=4]Disk bad sector detection/repair[/size] [*][size=4]Disk health analysis[/size] ...; 白丁 FPGA/CPLD

Questions about ADC0832: This is the ADC0832 sampling and digital tube display program I wrote. I switch the sampling channel by pressing the button, but it still doesn’t work after a long time. I sincerely ask for help from ...; 窑吆2009 51mcu

The following error message appears when running the VC++2005 simulator. (The project can be compiled normally and successfully): The following error message appears when running the VC++2005 simulator. (The project can be compiled normally and successfully) Error: Failed to read the saved state file Unable to start debugging. D...; mef575 Embedded System

【Book Collection】Basics of Radio Engineering: [b]Table of Contents:[/b] Part 1 Fundamentals of Electrical Engineering Chapter 1 Basic Concepts and Basic Laws of Direct Current Chapter 2 Chemical Power Sources Chapter 3 Basic Concepts of Magnetism...; wzt RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components