EEWORLDEEWORLDEEWORLD

Part Number

Search

256-408/333-000

Description
Barrier Strip Terminal Block,
Categoryterminals   
File Size86KB,5 Pages
ManufacturerWAGO
Websitehttps://www.wago.com/
Environmental Compliance
Download Datasheet Parametric View All

256-408/333-000 Overview

Barrier Strip Terminal Block,

256-408/333-000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerWAGO
Reach Compliance Codecompliant
ECCN codeEAR99
Samacsys DescriptionPCB terminal block
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Base Number Matches1
Printview: PCB terminal block; finger-operated levers; 2.5 mm²; Pin spacing 5/5.08 mm; 8-pole; CAGE
CLAMP® - Item No.: 256-408/333-000
.
PCB terminal block; finger-operated levers; 2.5 mm²; Pin spacing
5/5.08 mm; 8-pole; CAGE CLAMP®
Item No.: 256-408/333-000
.
PCB terminal block; finger-operated levers; 2.5 mm²; Pin spacing 5/5.08 mm; 8-pole; CAGE CLAMP®
.
Marking
.
Business data
Supplier
Item no.
GTIN / EAN
Content
Order amount
Customer item number
.
Notes
WAGO
256-408/333-000
4055143320337
1
25
Item description:Terminal strips with push-button actuated CAGE CLAMP®Also available with Ex e approvalSet to
metric or inch pin spacing by compressing terminal strips together or pulling them apartIdeal for in-the-field wiring
thanks to simplified push-button actuationConvenient, tool-free operation
Technical data
Miscellaneous
No. of poles
Pin spacing
Total number of connection points
8
5/5.08 mm / 0.197/0.2 in
8
WAGO Kontakttechnik GmbH & Co. KG
1
MSP430x13x, MSP430F14x, MSP430F15x, MSP430F16x Example Code
The attached is the sample code for MSP430x13x, MSP430F14x, MSP430F15x, MSP430F16x released by TI.The code is the latest code updated by TI. In order to facilitate downloading, I will open a post to i...
wstt Microcontroller MCU
TMS320C54x DSP CPU and peripherals (I)
Chapter 1Overview1 Bus structure The C54x includes eight 16 -bit wide buses: lAprogram bus ( PB ) lThreedata buses ( CB , DB , EB ) lFour address buses ( PAB , CAB , DAB , EAB )2CPUs The CPU structure...
andychu DSP and ARM Processors
Can an op amp powered by 15V plus or minus 15V amplify the voltage to 25V?
From EEWORLD cooperation group: 12425841...
Analog electronics
EEWORLD University - Rapid Prototyping with LaunchPad BoosterPack Ecosystem (2)
Rapid Prototyping with LaunchPad BoosterPack Ecosystem (2) : https://training.eeworld.com.cn/course/306...
cuipin Talking
What are the advantages of monitoring intelligent analysis technology?
At present, the storage and transmission problems are the primary difficulties faced in the monitoring system. A large amount of useless video information is stored and transmitted, which not only was...
xyh_521 Industrial Control Electronics
FPGA Program Debugging Method
When debugging a large-capacity FPGA program, it often takes a long time to compile in order to see a result. Is there any way to improve the efficiency of FPGA debugging? Welcome to speak up!...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2178  420  1914  894  519  44  9  39  18  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号