EEWORLDEEWORLDEEWORLD

Part Number

Search

530MB701M000DGR

Description
LVPECL Output Clock Oscillator, 701MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MB701M000DGR Overview

LVPECL Output Clock Oscillator, 701MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB701M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency701 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
The Warring States Period of Mobile Phone Brands
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] The Warring States Period of Mobile Phone Brands is in Progress Since I started paying attention to the mobile phone industry in...
lorant Mobile and portable
Does WinCE 5.0 support transparent display of PNG format images?
Does WinCE 5.0 support transparent display of PNG format images? My program uses PNG images with alpha channels and I want to display transparent effects, but it cannot be displayed normally on WinCE ...
freedom2010 Embedded System
Comprehensive analysis of embedded learning routes, taking you into embedded
Embedded plays a big role now. Many people have joined the embedded industry. But do you know the threshold of embedded? For embedded, it is not easy to get started. This requires students to have a g...
奥利奥a Robotics Development
FIR filter setup problem
I recently encountered a problem when learning about FPGA FIR filters. I set a 12-bit wide low-pass filter with the following parametersHowever, after selecting the output simulation model in the seco...
16号哨兵 FPGA/CPLD
About one computer controlling three 51 systems
My idea is to set up an IP for the 51 system and then control it through IP point-to-point serial communication. I don't know if I can set up an IP for the 51 system, so I'm posting this to ask for he...
dmhy Embedded System
Latest: September moderator chip currency distribution~~
Moderator Chip Coin issuance requirements: Monthly online time> 30 hours Monthly posts> 30 posts Some small rules for moderators: [url=https://bbs.eeworld.com.cn/thread-77551-1-1.html]https://bbs.eewo...
EEWORLD社区 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1824  2341  2906  968  1285  37  48  59  20  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号