532AB000126BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 532AB000126BGR

532AB000126BGR: DescriptionLVPECL Output Clock Oscillator, 155.52MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size2MB，33 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

532AB000126BGR Overview

LVPECL Output Clock Oscillator, 155.52MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

532AB000126BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 125 MHZ
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	532
Installation features	SURFACE MOUNT
Nominal operating frequency	155.52 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si532

U A L

R E Q U E N C Y

R Y S TA L

S C I L L A T O R

(XO )

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si532 is

available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si532 uses one fixed crystal

frequency to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The Si532 IC

based XO is factory configurable for a wide variety of user specifications

including frequency, supply voltage, output format, and temperature stability.

Specific configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

(CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

Rev. 1.0 7/06

Si532

Recommended Resources

Use LED digital clock to make timing switch circuit 2

High performance regulated power supply circuit diagram

Practical circuit of half-bridge switching power supply

Computer motherboard circuit diagram 430TX_20

Computer motherboard circuit diagram 440GX_40

Computer motherboard circuit diagram 830_29

Help: Chinese encoding format under Wince: When using C# to read a .txt Chinese document, garbled characters appear. And wince5.0 ms does not have a Chinese encoding set, what should I do? Looking forward to the advice of experts......; dm29769671 Embedded System

The mooncakes exchanged for core coins are here, let’s show them off: Mid-Autumn Festival is approaching, and the community is holding a chip-to-coin exchange event. I acted decisively and quickly, and the mooncakes arrived today. I’m going to show them off. Thanks to t...; zhang7309 Talking

Protecting RS-485 Communication Networks from Harmful EMC Events: [align=left][size=14pt][b]Abstract[/b]In real industrial and instrumentation (I&I) applications, RS-485 interface links need to operate in harsh electromagnetic environments. Large transient voltages ...; youluo Integrated technical exchanges

Hardware Engineer's Manual_Full: Hardware Engineer's Manual_Full...; cnxex MCU

Have you ever felt the same? Programmer's Scroll: [size=4][color=#111111][font=Helvetica, Arial, sans-serif]The profession of programmer belongs to the IT industry. What is the parchment scroll? The parchment scroll is a book about life and success. ...; tiankai001 Download Centre

Has anyone done something like a smart card operating system?: Has anyone done something like a smart card operating system?...; general711 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components