531AB1303M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AB1303M00BG

531AB1303M00BG: DescriptionLVPECL Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB1303M00BG Overview

LVPECL Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1303M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1303 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Stepper motor current PWM control circuit

NJU7663 constitutes multiple negative voltage circuit diagram

Ordinary thyristor single-wire control circuit

555 ultrasonic remote control stepless dimming light circuit

Sequential dual timing control circuit

Inverting dual triangle wave oscillator

【Show samples】+What to do if you encounter problems when applying, please read this: [i=s]This post was last edited by Sur on 2014-8-20 22:14[/i] For the process of applying for TI samples: (reference from TI) ([url=http://www.ti.com.cn/general/cn/docs/gencontent.tsp?contentId=71114]D...; Sur TI Technology Forum

The serial port reception interrupt can be entered, but not every time data comes.: The following is my program, please help me. void main(void) { unsigned char ff; WDTCTL = WDTPW + WDTHOLD; //Close the Watchdog power_Init(); //Each module power initialization SIM900A_on_off(); //SIM...; 拍17780694 MCU

A simple example of Ethernet broadcast transmission and reception: #include#include #include #include #include #include #pragma comment(lib,"ws2_32.lib") void main(void) { SOCKET s; sockaddr_in from,a; WSADATA wsdata; BOOL optval; //Start SOCKET library, version 2.0 ...; wuguo Industrial Control Electronics

About TN901 infrared temperature measurement module: Is it appropriate to use TN901 infrared temperature measurement module for human body infrared temperature measurement? The cost is a bit high~ Please answer online, thank you~...; 怪咖_ Sensor

Can the IRP of one device be sent to the device of another machine?: For example, I receive a READ IRP on a device on my local machine, and I want to send it to a device on another machine, and let the device complete it and return the result. Please help me, or give m...; zxinqiao Embedded System

CD4046 Circuit Diagram: I need the frequency doubling circuit diagram of CD4046 and CD4040 urgently. Thanks!...; kenwen Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components