531MC436M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MC436M000DGR

531MC436M000DGR: DescriptionLVPECL Output Clock Oscillator, 436MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC436M000DGR Overview

LVPECL Output Clock Oscillator, 436MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC436M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	436 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One of the AC contactor low voltage starting circuits

Digital regulated power supply circuit diagram

Output voltage adjustable circuit diagram

High Stability Switching Regulated Power Supply

XD566 monolithic voltage controlled oscillator circuit diagram

Phone hang-up reminder circuit (2) circuit diagram

How to solve the problem of poor wireless WIFI signal: [size=5] The most annoying thing about using a mobile phone to surf the Internet is a poor WiFi signal. You can see that the signal is full, but the screen on your mobile phone keeps spinning and just...; Aguilera RF/Wirelessly

The 51 MCU sends temperature, humidity and PM2.5 through ESP8266, and the Android APP receives and displays the data in real time and draws data curves and alarms: This content is originally created by EEWORLD forum user Xiaomaomao loves to eat fish . If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the ...; 小猫猫爱吃鱼 51mcu

Speech recognition method in actual environment realized by DSP: Speech recognition method in actual environment realized by DSP...; shaomingyi DSP and ARM Processors

Keysight Technologies uses calibration to reduce instrument measurement uncertainty and improve test accuracy Online live data collection: [align=left][b][font=微软雅黑][size=4] [/size][/font][/b][/align][align=left][b][font=微软雅黑][size=4]Thank you all for your active participation~ Below is the collection of materials for this live broadcast...; EEWORLD社区 Test/Measurement

2008 Fujian Province Electronic Design Competition Topic: [i=s]This post was last edited by paulhyde on 2014-9-15 03:58[/i] 2008 Fujian Province Electronic Design Competition Topic Notice of the 2008 Fujian Province Undergraduate Electronic Design Competitio...; chbaaic Electronics Design Contest

About the frequency multiplication of cpld: How can I achieve frequency doubling if cpld can do it? Which cplds contain pll? Thank you...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components