531TA29M0000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531TA29M0000BGR

531TA29M0000BGR: DescriptionCMOS Output Clock Oscillator, 29MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531TA29M0000BGR Overview

CMOS Output Clock Oscillator, 29MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TA29M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	29 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Bathroom wet hand drying remote control circuit

Fully automatic charger circuit diagram

Voice controlled holiday lights

Electronic ballast circuit 2

20v stable power supply circuit

Circuit Diagram: Smart Pulse Electric Bike Charger

Power supply design tip 1: Choose the correct operating frequency for your power supply: [align=left][color=rgb(85, 85, 85)]With the emphasis on more efficient and lower cost power solutions, we created this column to provide helpful tips on a variety of power management topics. This colu...; 莫妮卡 Analogue and Mixed Signal

Play with Raspberry Pi 3 + Raspberry Pi's MATLAB Server compilation and installation and LED control: The principle of MATLAB support package for Raspberry Pi is to install a service program (matlabd) on Raspberry Pi, run it to listen to the network port, and then the matlab script on PC forwards MATL...; mars4zhu Embedded System

[FPGA Problem Discussion] Serial port receiving out of step: The 2M baud rate serial port receiving module written in VHDL works normally when the serial port receives signals. As long as the serial port receives the signal, the program runs fine. But after rep...; eeleader FPGA/CPLD

How to destroy confidential hard drives?: XBC-01 (liquid crystal type) magnetic storage media information erasing machine, also known as Xinanbao brand hard disk degaussing machine, hard disk data destruction machine, etc., is a device that c...; qqmhappy Embedded System

Repost: France has enacted law to ban the cultivation of genetically modified corn: [url]http://finance.people.com.cn/n/2014/0507/c1004-24984853.html[/url] [color=rgb(51, 51, 51)][font=SimSun]Original title: France has enacted law to ban the cultivation of genetically modified corn[/...; wangfuchong Talking

Smartphones become new prey for electronic viruses: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i]Many strange mobile phone troubleshooting posts have appeared on many mobile phone forums. Although the models of mobile phones a...; 探路者 Mobile and portable

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components