531WB689M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531WB689M000DG

531WB689M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 689MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WB689M000DG Overview

CMOS/TTL Output Clock Oscillator, 689MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB689M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	689 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The process and phase relationship of the driving signal from t1 to t2 (120° to 240°)

LM3875T and LM3876T high performance 40W monolithic audio power amplifier IC-03

STK0060 power amplifier circuit

555 controller circuit for automatically changing ten wind speeds

A socket circuit for checking whether color TV sets are fault-free

Help: About GPIO simulation SPI driver: Dear friends: I need to use ARM's 4 GPIO ports to simulate SPI to initialize the registers of a switch chip. If anyone has the code for this, please send it to me. I would be very grateful! ~ QQ: 2592...; flyshade Embedded System

EEWORLD University Hall - Simple Design Method Tutorial Verilog Quick Master New Edition: The Simplest Design Method Tutorial Verilog Quick Mastering New Edition : https://training.eeworld.com.cn/course/4144...; xuehua_12 FPGA/CPLD

Ask about the serial communication problem of Renesas microcontroller: I would like to ask you experts: I have set all the registers of the serial port in the serial communication program, but when I connect the emulator for debugging, I can't see the change of the regis...; microwave1 Embedded System

MicroBlaze Processor Reference Guide: The MicroBlaze Processor Reference Guide provides information on the MicroBlaze 32-bit soft processor. This technical document is intended to be a guide to the MicroBlaze hardware architecture....; 心仪 FPGA/CPLD

Detailed explanation of the flash encryption principle and steps of ESP32, ESP32S2, and ESP-C3 series: ...; 他们逼我做卧底 RF/Wirelessly

After the stm32 serial port is initialized, the microcontroller does not run automatically, most likely because printf is used: If you use the serial port to debug the program, but the serial port and the microcontroller are not working, Reset and Run are also checked, and the downloaded program is reset, power off and restart...; 七月秋 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components