530QB753M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530QB753M000DG

530QB753M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 753MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QB753M000DG Overview

CMOS/TTL Output Clock Oscillator, 753MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB753M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	753 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Coal stove door automatic opening remote control circuit

Transistor time relay circuit three

One of the series-type regulated power supply circuit protection circuits

Intelligent battery fast charger circuit 01

Simple negative voltage slope method nickel-cadmium battery charging detection circuit diagram

Pulse width regulator circuit diagram

Quartus II Errors: 报错内容：Error: Clock input port inclk[0] of PLL "" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block。...; eeleader-mcu FPGA/CPLD

Unable to transfer data to STM32F10x: I want to use C# to write a small program to send a program to STM32F10x, but I found that I can't send the first packet at the beginning.Please advisewaitfor('C');//can be byte[] byteFile[]; byteFile...; ldreamy stm32/stm8

TI official TPS61088-EVM-677 evaluation board welcomes application: [size=3]Link to the development board mobile station[/size][url=https://bbs.eeworld.com.cn/thread-511067-1-1.html][size=3]>>>[/size]Here[/url] Welcome to borrowThe TI official TPS61088-EVM-677 evaluat...; eric_wang Talking

28377 Issues with on-chip flash and ram size: In the device overview, the flash is 512K or 1M, and the RAM is 172K or 204K. How big is the memory on the 28377D chip? I want to use the 28377 to make a brushless motor driver. Is the on-chip memory ...; xiangou123 Microcontroller MCU

FPGA Learning Experience: I have studied FPGA for three months and now I feel it is very useful and will be of great help to my future work....; 肚肚qwe FPGA/CPLD

What happens if you don't set interrupt priority?: What will happen if I don't set the interrupt priority when using multiple interrupts? Will there be an error?[[i]This post was last edited by dongencheng on 2011-8-31 19:27[/i]]...; dongencheng stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components