530UC863M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530UC863M000DG

530UC863M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 863MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UC863M000DG Overview

CMOS/TTL Output Clock Oscillator, 863MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UC863M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	863 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High power density DC/DC module power supply

High-power DC regulated power supply-main loop circuit

The basic structure of a typical dot matrix printer switching power supply

Overspeed alarm circuit diagram

High voltage stabilized power supply circuit diagram

Audio spectrum level display circuit

Solution to Sate210-F open source uboot automatically entering fastboot burning state: :) We have done some tests on open source uboot. When there was no external interference, there was no phenomenon of automatically entering fastboot. Later, a user of the Sate210-F development board f...; gooogleman Embedded System

SPICE Operational Amplifier Stability: [i=s]This post was last edited by dontium on 2015-1-23 11:22[/i] [p=16, null, left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 宋体][size=12px]SPICE is a very useful tool to help check fo...; wstt Analogue and Mixed Signal

【EAGLE】Packaging drawing and use of fiducial marks (optical positioning points, fiducial marks).: [i=s]This post was last edited by huayuliang on 2015-2-9 20:16[/i] It is better to use English to avoid ambiguity - Fiducial Mark. Well, my English is not good... In EAGLE, the Fiducial Mark package d...; huayuliang PCB Design

80C51 MCU Small RTOS source code: Share 80C51 MCU Small RTOS source code with everyone...; littlefish603 51mcu

Whether JTAG is powered or not affects other modules: I drew a STM32F417ZG board myself. Now I am debugging the MP3 player module. If I plug the JTAG into the board and the USB into the computer, the playback is normal. If the JTAG is not plugged into th...; xbugsu stm32/stm8

Question about DAC1 of SAMV71: Development board: SAMV71 Xplained Ultra Development tool: Atmel Studio 7.0 I am testing the example DACC_SINEWAVE_EXAMPLE that comes with Atmel Studio 7.0. The DAC0 test was successful, but when I ch...; ltiong Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components