530QC842M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530QC842M000DG

530QC842M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 842MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC842M000DG Overview

CMOS/TTL Output Clock Oscillator, 842MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC842M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	842 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Bridge motor drive circuit

slow starter circuit

Switching mixer circuit

Music hold circuit circuit diagram

Basic application circuit diagram of CB950

175W mercury vapor lamp automatic on/off electronic ballast circuit

Make Image Problem: After the modification, the build passed, but an error occurred in make image: Error: Failed to allocate memory in Data object Error: Failed reading comment structurenk.exe Fatal error hit, exiting......; huleisheng Embedded System

timerA interrupt problem!: //-------------------------------------------------------------------------void main(void){WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timerDCOCTL=0xe0; //High frequency state, DCO=7BCSCTL1=0xb7; //Osc...; houge Microcontroller MCU

【CN0078】Using audio codec and microphone to build a stereo digital microphone input: The circuit shown in Figure 1 allows up to two iMEMS digital microphones to interface with an audio codec. The ADMP421 includes a MEMS microphone element, an output amplifier, and a fourth-order Σ-Δ m...; EEWORLD社区 ADI Reference Circuit

【LPC54100】LPCXpresso self-built project, dual-core officially working: [i=s]This post was last edited by ljj3166 on 2015-3-19 23:24[/i] The LPCOpen library contains a pair of dual-core examples. I tried to use the M0 core to operate the peripherals, but it kept compiling...; ljj3166 NXP MCU

Software that extracts pixel data from images and stores them in a one-dimensional array: Please help me find a software that can extract the data from the image and store it into a one-dimensional array. If you download it and it meets my requirements, I will give you a 100% reward....; 懒骨头 Embedded System

ADC_DAC Basics 2: Part 2 of this 5-part series explains how ADCs and DACs introduce noise through equalization errors, offset errors, and other DC errors. Authors: Walt Kester and James Bryant Static Transfer Function ...; qin552011373 ADI Reference Circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components