530WC880M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530WC880M000DGR

530WC880M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 880MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC880M000DGR Overview

CMOS/TTL Output Clock Oscillator, 880MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC880M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	880 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Amid the Sino-U.S. trade war, U.S. semiconductor manufacturers begin to relocate abroad

Light control circuit with increasing and decreasing number of lights on

Constant current overcurrent protection circuit diagram

Exponential operation circuit diagram

555 electronic fishing game circuit

Bidirectional thyristor AC voltage regulation circuit

IXP425 kernel startup error: I used the ixp425 development board from stareast. Since the snapgear version on the CD was a bit old, I simply downloaded the avila software package for IXP425 from gateworks. In the configuration, I...; wsssr Embedded System

Reasons for the failure of running the official example program USBFS-USB_Host-MSC_Host on GD32F105: Has anyone tried running this GD example? When I run it, it prompts me to press the user key. After I simulate pressing it, no new information is printed. When debugging, I find that it is always stuc...; 千本樱大白 GD32 MCU

Operational question: How to add SDK?: In the EVC software, there is a box to select SDK, but the SDK I want is not there. Then I installed the SDK I need, but I don't know how to select it in this box. I think this question should be a ve...; 644012602 Embedded System

This is the exquisite wiring~~: by Qianjia Forum ID: I usually don't talk about it. After seeing many pictures of projects made by netizens, I couldn't help but want to show off my own projects. I think they are the best ones! !...; clark Industrial Control Electronics

Found a use for Chip Coins - wouldn't it be nice to exchange them for mooncakes?: It has been two days since it was delivered. I haven’t opened it yet. It looks pretty good~~[b][color=#5E7384]This content was originally created by EEWORLD forum user [size=3]cardin6[/size]. If you w...; cardin6 Talking

MATLAB Principles and Engineering Applications (2nd Edition): MATLAB Principles and Engineering Applications (2nd Edition). [url]https://download.eeworld.com.cn/detail/dazhisy/551793[/url]...; 快羊加鞭 Download Centre

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components