530WC35M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530WC35M0000DGR

530WC35M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 35MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC35M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 35MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC35M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	35 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Q value adjustable band stop filter (741) circuit diagram

Use CD4013 to make a single-button touch light switch

Photosensitive timer

1Hz clock signal oscillator

Computer motherboard circuit diagram 820 1_59

What are the integrated development environments that support RISC-V?: Question: I am confused recently. What are the integrated development environments that support RISC-V? Which one do you use? Which one is better or worth recommending?...; 火辣西米秀 Domestic Chip Exchange

lwip client long connection and http header processing issues: I encountered a problem when using the lwip protocol as a TCP client. [color=red]Every time I connect to a remote server, I need to repeat the connect - write - close cycle. [/color] The code is as fo...; minwei88 Microcontroller MCU

How do these two AD and DA initializations conflict? Please help~~~: [i=s] This post was last edited by Mo Jinghaoshi on 2015-8-14 18:21[/i] void ADCCS(void) { P6SEL |= 0x01; // Enable ADC channel ADC12CTL0 = ADC12ON + MSC + SHT0_2; // Turn on ADC and set sampling time...; 莫静好实 Microcontroller MCU

Urgent need for information on DSP and FPGA chips: I urgently need to know the manufacturer and chip model of DSP and FPGA. It would be best if the chip model can be followed by a description of its functions and parameters. If anyone knows, please le...; yjkally Embedded System

Problems with dual-port memory under dual-bus structure?: In a dual bus architecture (there is a memory bus between the CPU and the memory), what does dual port memory mean? Which two ports does dual port refer to? Is it one port connected to the system bus ...; alan_zhang Embedded System

That brother has done scsi programming: I have to do something very low-level and implement some basic hard disk operations without the support of an operating system....; max Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components